Managing the complexity of performance monitoring hardware: The brink and abyss approach

International Journal of High Performance Computing Applications

Volumn 20, Issue 4, 2006, Pages 533-540

  Sprunt, Brinkley ^a  

^a BUCKNELL UNIVERSITY   (United States)

Author keywords

Microprocessor performance monitoring; Pentium; Performance counters; XML

Indexed keywords

LARGE SCALE SYSTEMS; MICROPROCESSOR CHIPS; MONITORING; PERFORMANCE; USER INTERFACES; XML;

ABYSS TOOLS; HIGH-LEVEL INTERFACE; MICROPROCESSOR PERFORMANCE MONITORING; PERFORMANCE COUNTERS;

COMPUTER HARDWARE;

EID: 33750205458     PISSN: 10943420     EISSN: 17412846     Source Type: Journal    
DOI: 10.1177/1094342006064569     Document Type: Conference Paper

References (15)

1. Berrendorf, R., Ziegler, H., and Mohr, B. PCL, The Performance Counter Library. http://www.fz-juelich.de/zam/PCL/.
2. Browne, S., Dongarra, J., Garner, N., Ho, G., and Mucci, P. 2000. A Portabe Programming Interface for Performance Evaluation on Modern Processors. International Journal of High Performance Computing Applications 14 (4): 189-204.
3. Compaq Corporation. Digital Continuous Profiling Infrastructure. http://www.tru64unix.compaq.com/dcpi/index.html.
4. Heller, D. Rabbit, A Performance Counters Library for Intel/ AMD Processors and Linux. http://www.scl.ameslab.gov/Projects/Rabbit/.
5. Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., Kyker, A., and Roussel, P. 2001. The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal 5 (1). http://www.intel.com/technology/itj/ q12001/pdf/art2.pdf.
6. Intel Corporation (a). Intel Pentium 4 Processor Manuals. http://developer.intel.com/design/Pentium4/manuals/.
7. Intel Corporation (b). VTune Performance Analyzers. http://www.intel.com/ software/products/vtune/index.htm.
8. Lo, J. L., Eggers, S. J., Emer, J. S., Levy, H. M., Stamm, R. L., and Tullsen, D. M. 1997. Converting Thread-Level Parallelism to Instruction-Level Parallelism via Simultaneous Multithreading. ACM Transactions on Computer Systems 15 (3): 322-354. http://www.cs.washington.edu/research/smt/papers/tlp2ilp.final.pdf.
9. Marr, D., Binns, F., Hill, D., Hinton, G., Koufaty, D., Miller, J., and Upton, M. 2002. Hyper-Threading Technology Architecture and Microarchitecture. Intel Technology Journal 6 (1). http://developer.intel.com/technology/itj/2002/volume06issue01/ art01hyper/vol6iss1art01.pdf.
10. McLean, G. XML::Simple. Comprehensive Perl Archive Network, http://www.cpan.org/. http://search.cpan.org/dist/XML-Simple/lib/XML/ Simple.pm.
11. Sprunt, B. Brink and Abyss, Pentium 4 Performance Counter Tools for Linux. http://www.eg.bucknell.edu/bsprunt/emon/brinkabyss/ brinkabyss.shtm.
12. Sprunt, B. 2002a. Pentium 4 Performance Monitoring Features. IEEE Micro Magazine 22 (4): 72-82.
13. Sprunt, B. 2002b. The Basics of Performance Monitoring Hardware. IEEE Micro Magazine 22 (4): 64-71.
14. Tullsen, D. M., Eggers, S. J., and Levy, H. M. 1995. Simultaneous Multithreading: Maximizing On-Chip Parallelism. 22nd Annual International Symposium on Computer Architecture, June. http://www-cse.ucsd.edu/users/tullsen/ISCA95.ps.
15. W3C. Extensible Markup Language (XML) 1.0 (Second Edition). http://www.w3.org/TR/2000/REC-xml-20001006.