Catching and identifying bugs in register allocation

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4134 LNCS, Issue , 2006, Pages 281-300

  Huang, Yuqiang ^a   Childers, Bruce R ^a   Soffa, Mary Lou ^b  

^a University of Pittsburgh   (United States)

^b University of Virginia   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; DATA STRUCTURES; ERROR CORRECTION; STATISTICS; STORAGE ALLOCATION (COMPUTER);

COMPILE-TIME OVERHEAD; DATA DEPENDENCES; REGISTER ALLOCATION;

ERROR ANALYSIS;

EID: 33749864020     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11823230_19     Document Type: Conference Paper

References (30)

1. M. E. Benitez and J. W. Davidson. A portable global optimizer and linker. ACM SIGPLAN Conf. on Programming Language Design and Implementation, June 1988.
2. D. Bernstein, D. Q. Goldin et al. Spill code minimization techniques for optimizing compilers. ACM SIGPLAN Conf. on Programming Language Design and Implementation, June 1989.
3. D. G. Bradlee, S. J. Eggers, and R. R. Henry. Integrating register allocation and instruction scheduling for RISCs. 4th Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems, April 1991.
4. P. Briggs, K. D. Cooper and L. Torczon. Improvements to graph coloring register allocation. ACM Trans. on Programming Languages and Systems, 3(16): 428-455, May 1994.
5. P. Briggs, K. D. Cooper and L. Torczon. Rematerialization. ACM SIGPLAN Conf. on Programming Language Design and Implementation, June 1992.
6. G. J. Chaitin. Register allocation & spilling via graph coloring. Symp. on Compiler Construction, June 1982.
7. F. C. Chow and J. L. Hennessy. The priority-based register allocation coloring approach. ACM Trans. on Programming Languages and Systems, 4(12):501 -536, October 1990.
8. CPU2000 benchmark. Standard Performance Evaluation Corporation (SPEC), URL: http://www.spec.org.
9. J. W. Davidson and C. W. Fraser. Register allocation and exhaustive peephole optimization. Software - Practice and Experience, 14 (9): 857-865, September 1984.
10. GCC. URL: http://gcc.gnu.org/.
11. L. George and A. W. Appel. Iterated register coalescing. ACM Trans. on Programming Languages and Systems, 3(18): 300-324, May 1996.
12. R. Gupta, M. L. Soffa and T. Steele. Register allocation via clique separators. ACM SIGPLAN Conf. on Programming Language Design and Implementation, July 1989.
13. C. S. Jaramillo, R. Gupta and M. L. Soffa. Verifying optimizers through comparison checking. Int'l. Workshop on Compiler Optimization Meets Compiler Verification, April 2002.
14. D. Lacey, N. D. Jones, E. V. Wyk and C. C. Frederiksen. Proving correctness of compiler optimizations by temporal logic. Symp. on Principles of Programming Languages, January 2002.
15. C. Lee, M. Potkonjak and W. H. Mangione-Smith. MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems. ACM/IEEE Int'l. Symp. on Microarchitecture, 1997.
16. S. Lerner, T. Millstein and C. Chambers. Automatically proving the correctness of compiler optimizations. ACM SIGPLAN Conf. on Programming Language Design and Implementation, June 2003.
17. S. Lerner, T. Millstein, E. Rice and C. Chambers. Automated soundness proofs for dataflow analyses and transformations via local rules. Symp. on Principles of Programming Languages, 2005.
18. T. M. McNerney. Verifying the correctness of compiler transformations on basic blocks using abstract interpretation. ACM/SIGPLAN Workshop Partial Evaluation and Semantics-Based Program Manipulation, 1991.
19. MiBench. University of Michigan, URL: http://www.eecs.umich.edu/mibench/.
20. M. Naik and J. Palsberg. Correctness of ILP-based register allocation. Unpublished manuscript. URL: http://theory.stanford.edu/~mhn/pubs/regalloc.pdf.
21. G. C. Necula. Translation validation for an optimizing compiler. ACM SIGPLAN Conf. on Programming Language Design and Implementation, June 2000.
22. G. C. Necula and P. Lee. The design and implementation of a certifying compiler. ACM SIGPLAN Conf. on Programming Language Design and Implementation, June 1998.
23. A. Ohori. Register allocation by proof transformation. 12th European Symp. on Programming, April 2003.
24. S. S. Pinter. Register allocation with instruction scheduling: a new approach. ACM SIGPLAN Conf. on Programming Language Design and Implementation, June 1993.
25. A. Pnueli, M. Siegel and F. Singerman. Translation validation. 4th Tools and Algorithms for Construction and Analysis of Systems, April 1998.
26. M. Poletto and V. Sarkar. Linear scan register allocation. ACM Trans. on Programming Languages and Systems, 5(21): 895-913, September 1999.
27. M. C. Rinard. Credible compilation. Technical Report MIT-LCS-TR-776, MIT, March 1999.
28. V. Santhanam and D. Odnert. Register allocation across procedure and module boundaries. ACM SIGPLAN Conf. on Programming Language Design and Implementation, June 1990.
29. M. D. Smith and G. Holloway. Machine SUIF. URL: http://www.eecs.harvard. edu/hube/research/machsuif.html.
30. M. D. Smith, N. Ramsey and G. Holloway. A generalized algorithm for graph-coloring register allocation. ACM SIGPLAN Conf. on Programming Language Design and Implementation, June 2004.