Slack matching quasi delay-insensitive circuits

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn 2006, Issue , 2006, Pages 195-204

  Prakash, Piyush ^a   Martin, Alain J ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS MACHINERY; INTEGER PROGRAMMING; LINEAR PROGRAMMING; OPTIMIZATION; PROBLEM SOLVING;

DELAY-INSENSITIVE CIRCUITS; HALF-BUFFERS; SLACK MATCHING;

CIRCUIT THEORY;

EID: 33749615676     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2006.27     Document Type: Conference Paper

References (11)

1. S.M. Burns. Performance Analysis and Optimization of Asynchronous Circuits. PhD thesis, California Institute of Technology, 1990.
2. S. Kim and P. Beerel. Pipeline optimization for asynchronous circuits:complexity analysis and an efficient optimal algorithm. In Proc. International Conference on Computer-Aided Design, 2000.
3. C. Leiserson, F. Rose, and J. Saxe. Optimizing synchronous circuitry by retiming. In Third Caltech Conference On VLSI, March 1993.
4. A.M. Lines. Pipelined asynchronous circuits. Master's thesis, California Institute of Technology, 1995.
5. R. Manohar and A.J. Martin. Slack elasticity in concurrent computing. In J. Jeuring, editor, Proc. 4th International Conference on the Mathematics of Program Construction, Lecture Notes in Computer Science 1422, pages 272-285. Springer Verlag, 1998.
6. A.J. Martin, A. Lines, R. Manohar, M. Nyström, P. Pénzes, R. Southworth, U. Cummings, and T.K. Lee. The design of an asynchronous MIPS R3000 microprocessor. In Proc. 17th Conference on Advanced Research in VLSI, 1997.
7. A.J. Martin, M. Nyström, K. Papadantonakis, P.I. Pénzes, P. Prakash, C.G. Wong, J. Chang, K.S. Ko, B. Lee, E. Ou, J. Pugh, E. Talvala, J.T. Tong, and A Tura. The Lutonium: A sub-nanojoule asynchronous 8051 microcontroller. InProc. 9th IEEE Intl Symposium on Advanced Research in Asynchronous Circuits and Systems, May 2003.
8. G. Nelson. Systems programming with Modula-3, Prentice Hall, 1991.
9. P. Pénzes. Pipeline composition for asynchronous circuits, unpublished, September 1999.
10. T. Williams. Latency and throughput tradeoffs in self-timed asynchronous pipelines and rings. Technical report, Stanford, 1990.
11. C.G. Wong. High-Level Synthesis and Rapid Prototyping of Asynchronous VLSI Systems. PhD thesis, California Institute of Technology, 2004.