Pipeline optimization for asynchronous circuits: Complexity analysis and an efficient optimal algorithm

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2000-January, Issue , 2000, Pages 296-302

  Kim, Sangyun ^a   Beerel, Peter A ^a  

^a University of Southern California ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ASYNCHRONOUS SEQUENTIAL LOGIC; BRANCH AND BOUND METHOD; COMPUTER AIDED DESIGN; PIPELINES; COMBINATORIAL CIRCUITS; CONSTRAINT THEORY; LOGIC DESIGN; OPTIMIZATION; POLYNOMIALS; THEOREM PROVING;

ASYNCHRONOUS CIRCUITS; BRANCH-AND-BOUND ALGORITHMS; COMPLEXITY ANALYSIS; OPTIMAL ALGORITHM; PERFORMANCE CONSTRAINTS; PIPELINE CONFIGURATION; PIPELINE OPTIMIZATION; SCALABLE SYSTEMS;

OPTIMIZATION; ASYNCHRONOUS SEQUENTIAL LOGIC;

ASYNCHRONOUS CONTROL CIRCUIT; OPTIMAL ALGORITHMS; PIPELINE OPTIMIZATION; SCALABLE SYSTEM MODEL;

EID: 0034477943     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2000.896489     Document Type: Conference Paper

References (18)

1. V. Akella and G. Gopalakrishnan. SHLPA: A high-level synthesis system for self-timed circuits. In Proc. International Con$ Computer-Aided Design (ICCAD), pages 587- 591. IEEE Computer Society Press, Nov. 1992.
2. B. Bachman, H. Zheng, and C. J. Myers. Architectural synthesis of timed asynchronous systems. In Proc. International Con$ Computer Design (ICCD). IEEE Computer Society Press, Oct. 1999.
3. R. M. Badia and J. Cortadella. High-level synthesis of asynchronous systems: Scheduling and process synchronization. In Proc. European Conference on Design Automation (EDAC), pages 70-74. IEEE Computer Society Press, Feb. 1993.
4. M. Benes, S. M. Nowick, and A. Wolfe. A fast asynchronous Huffman decoder for compressed-code embedded processors. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 43-56, 1998.
5. S. M. Burns. Performance Analysis and Optimization of Asynchronous Circuits. PhD thesis, California Institute of Technology, 1991.
6. W.-C. Chou, P. A. Beerel, and K. Y. Yun. Average-case technology mapping of asynchronous burst-mode circuits. IEEE Transactions on Computer-Aided Design, 18(10):1418-1434, Oct. 1999.
7. U. Cummings, A. Lines, and A. Martin. An asynchronous pipelined lattice structure filter. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 126-133, Nov. 1994.
8. M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman and Company, 1979.
9. G. D. Hachtel and F. Somenzi. Logic Synthesis and Verification Algorithms. Kluwer Academic Publishers, 1996.
10. H. Hulgaard. Timing Analysis and Verification of Timed Asynchronous Circuits. PhD thesis, Department of Computer Science, University of Washington, 1995.
11. C. E. Leiserson and J. B. Saxe. Optimizing synchronous systems. Journal of VLSI Computer System, 1:41-67, 1983.
12. A. J. Martin, A. Lines, R. Manohar, M. Nystroem, P. Penzes, R. Southworth, and U. Cummings. The design of an asynchronous MIPS R3000 microprocessor. In Advanced Research in VLSI, pages 164-181, Sept. 1997.
13. C. V. Ramamoorthy and G. S. Ho. Performance evaluation of asynchronous concurrent systems using Petri nets. IEEE Transactions on Software Engineering, 6(5):440-449, September 1980.
14. N. Shenoy. Retiming: Theory and practice. Integration, the VLSI journal, 22:1-21, 1997.
15. F. Somenzi. Private Communications, 1999. F. Somenzi is a professor of computer science at the University of Colorado.
16. J. Sparso and J. Staunstrup. Delay-insensitive multi-ring structures. Integration, the VLSI journal, 15(3):313-340, Oct. 1993.
17. T.E.Williams. Self-Timed Rings and their Application to Division. PhD thesis, Stanford University, June 1991.
18. A. Xie, S. Kim, and P. A. Beerel. Bounding average time separations of events in stochastic timed Petri nets with choice. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 94-107, Apr. 1999.