Sanity checks in formal verification

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4137 LNCS, Issue , 2006, Pages 37-51

  Kupferman, Orna ^a  

^a HEBREW UNIVERSITY OF JERUSALEM   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; ERROR ANALYSIS; MATHEMATICAL MODELS; QUERY LANGUAGES;

CORRECTNESS QUERY; FORMAL VERIFICATION; MODEL-CHECKING TOOLS;

FORMAL LOGIC;

EID: 33749564092     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11817949_3     Document Type: Conference Paper

References (35)

1. +02] R. Armoni, L. Fix, A. Flaisher, R. Gerth, B. Ginsburg, T. Kanza, A. Landver, S. Mador-Haim, E. Singerman, A. Tiemeyer, M.Y. Vardi, and Y. Zbar. The ForSpec temporal logic: A new temporal property-specification logic. In Proc. 8th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, volume 2280 of Lecture Notes in Computer Science, pages 296-211, Grenoble, France, April 2002. Springer-Verlag.
2. +03] R. Armon, L. Fix, A. Flaisher, O. Grumberg, N. Piterman, A. Tiemeyer, and M.Y. Vardi. Enhanced vacuity detection for linear temporal logic. In Computer Aided Verification, Proc. 15th International Conference. Springer-Verlag, 2003.
3. [BB94] D. Beatty and R. Bryant. Formally verifying a microprocessor using a simulation methodology. In Proc. 31st Design Automation Conference, pages 596-602. IEEE Computer Society, 1994.
4. +01] I. Beer, S. Ben-David, C. Eisner, D. Fisman, A. Gringauze, and Y. Rodeh. The temporal logic Sugar. In Proc. 13th International Conference on Computer Aided Verification, volume 2102 of Lecture Notes in Computer Science, pages 363-367, Paris, France, July 2001. Springer-Verlag.
5. [BBER01] I. Beer, S. Ben-David, C. Eisner, and Y. Rodeh. Efficient detection of vacuity in ACTL formulas. Formal Methods in System Design, 18(2):141-162, 2001.
6. +99] A. Biere, A. Cimatti, E.M. Clarke, M. Fujita, and Y. Zhu. Symbolic model checking using SAT procedures instead of BDDs. In Proc. 36th Design Automation Conference, pages 317-320. IEEE Computer Society, 1999.
7. 20 states and beyond. Information and Computation, 98(2): 142-170, June 1992.
8. [BF00] L. Bening and H. Foster. Principles of verifiable RTL design - a functional coding style supporting verification processes. Kluwer Academic Publishers, 2000.
9. +05] D. Bustan, A. Flaisher, O. Grumberg, O. Kupferman, and M.Y. Vardi. Regular vacuity. In Proc. 13th Advanced Research Working Conference on Correct Hardware Design and Verification Methods, volume 3725 of Lecture Notes in Computer Science, pages 191-206. Springer-Verlag, 2005.
10. [BG01] Glenn Bruns and Patrice Godefroid. Temporal logic query checking. In Proceedings of the 16th Annual IEEE Symposium on Logic in Computer Science (LICS-01), pages 409-420, Los Alamitos, CA, June 16-19 2001. IEEE Computer Society.
11. [BG04] Bruns and Godefroid. Model checking with multi-valued logics. In ICALP: Annual International Colloquium on Automata, Languages and Programming, 2004.
12. [CG04a] M. Chechik and A. Gurfinkel. Extending extended vacuity. In 5th International Conference on Formal Methods in Computer-Aided Design, volume 3312 of Lecture Notes in Computer Science, pages 306-321. Springer-Verlag, 2004.
13. [CG04b] M. Chechik and A. Gurfinkel. How vacuous is vacuous? In 10th International Conference on Tools and algorithms for the construction and analysis of systems, volume 2988 of Lecture Notes in Computer Science, pages 451-466. Springer-Verlag, 2004.
14. [CGL93] E.M. Clarke, O. Grumberg, and D. Long. Verification tools for finite-state concurrent systems. In J.W. de Bakker, W.-P. de Roever, and G. Rozenberg, editors, Decade of Concurrency - Reflections and Perspectives (Proceedings of REX School), volume 803 of Lecture Notes in Computer Science, pages 124-175. Springer-Verlag, 1993.
15. [CGMZ95] E.M. Clarke, O. Grumberg, K.L. McMillan, and X. Zhao. Efficient generation of counterexamples and witnesses in symbolic model checking. In Proc. 32nd Design Automation Conference, pages 427-432. IEEE Computer Society, 1995.
16. [Cha00] W. Chan. Temporal-logic queries. In Computer Aided Verification, Proc. 12th International Conference, volume 1855 of Lecture Notes in Computer Science, pages 450-463. Springer-Verlag, 2000.
17. [Cho03] H. Chockler. Coverage metrics for model checking. PhD thesis, Hebrew University, Jerusalem, Israel, 2003.
18. [CK02] H. Chockler and O. Kupferman. Coverage of implementations by simulating specifications. In R.A. Baeza-Yates, U. Montanari, and N. Santoro, editors, Proceedings of 2nd IFIP International Conference on Theoretical Computer Science, volume 223 of IFIP Conference Proceedings, pages 409-421, Montreal, Canada, August 2002. Kluwer Academic Publishers.
19. [CKKV01] H. Chockler, O. Kupferman, R.P. Kurshan, and M.Y. Vardi. A practical approach to coverage in model checking. In Proc. 13th International Conference on Computer Aided Verification, volume 2102 of Lecture Notes in Computer Science, pages 66-78. Springer-Verlag, 2001.
20. [CKV01] H. Chockler, O. Kupferman, and M.Y. Vardi. Coverage metrics for temporal logic model checking. In 7th International Conference on Tools and algorithms for the construction and analysis of systems, number 2031 in Lecture Notes in Computer Science, pages 528-542. Springer-Verlag, 2001.
21. [CKV03] H. Chockler, O. Kupferman, and M.Y. Vardi. Coverage metrics for formal verification. In 12th Advanced Research Working Conference on Correct Hardware Design and Verification Methods, volume 2860 of Lecture Notes in Computer Science, pages 111-125. Springer-Verlag, 2003.
22. [Dil98] D.L. Dill. What's between simulation and formal verification? In Proc. 35st Design Automation Conference, pages 328-329. IEEE Computer Society, 1998.
23. [HHK96] R.H. Hardin, Z. Har'el, and R.P. Kurshan. COSPAN. In Computer Aided Verification, Proc. 8th International Conference, volume 1102 of Lecture Notes in Computer Science, pages 423-427. Springer-Verlag, 1996.
24. [HKHZ99] Y. Hoskote, T. Kam, P.-H Ho, and X. Zhao. Coverage estimation for symbolic model checking. In Proc. 36th Design automation conference, pages 300-305, 1999.
25. [KGG99] S. Katz, D. Geist, and O. Grumberg. "Have I written enough properties ?" a method of comparison between specification and implementation. In 10th Advanced Research Working Conference on Correct Hardware Design and Verification Methods, volume 1703 of Lecture Notes in Computer Science, pages 280-297. Springer-Verlag, 1999.
26. [Kur98] R.P. Kurshan. FormalCheck User's Manual. Cadence Design, Inc., 1998.
27. [KV03] O. Kupferman and M.Y. Vardi. Vacuity detection in temporal model checking. Journal on Software Tools For Technology Transfer, 4(2):224-233, February 2003.
28. [Nam01] K.S. Namjoshi. Certifying model checkers. In 13th Conference on Computer Aided Verification, volume 2102 of Lecture Notes in Computer Science, pages 2-13. Springer-Verlag, 2001.
29. [Nam04] K.S. Namjoshi. An efficiently checkable, proof-based formulation of vacuity in model checking. In 16th Conference on Computer Aided Verification, volume 2404 of Lecture Notes in Computer Science, pages 57-69. Springer-Verlag, 2004.
30. [Pel01] D. Peled. Software Reliability Methods. Springer-Verlag, 2001.
31. [PS02] M. Purandare and F. Somenzi. Vacuum cleaning CTL formulae. In Proc. 14th Conference on Computer Aided Verification, Lecture Notes in Computer Science, pages 485-499. Springer-Verlag, July 2002.
32. [TK01] S. Tasiran and K. Keutzer. Coverage metrics for functional validation of hardware designs. IEEE Design and Test of Computers, 18(4):36-45, 2001.
33. [Ver03] Verisity. Surecove's code coverage technology, http://www.verisity.com/products/surecov.html, 2003.
34. [VW94] M.Y. Vardi and P. Wolper. Reasoning about infinite computations. Information and Computation, 115(1):1-37, November 1994.
35. [ZHM97] H. Zhu, P.V. Hall, and J.R. May. Software unit test coverage and adequacy. ACM Computing Surveys, 29(4):366-427, 1997.