Analog AGC circuitry for a CMOS WLAN receiver

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 10, 2006, Pages 2291-2300

  Jeon, Okjune ^a,b   Fox, Robert M ^a,b   Myers, Brent A ^a,c  

^a IEEE   (United States)

^b University of Florida   (United States)

^c Conexant Systems ^*  (United States)

Author keywords

Automatic gain control (AGC); CMOS integrated circuits; IEEE 802.11a; OFDM; Translinear circuits; Variable gain amplifier (VGA); Wireless LAN

Indexed keywords

AUTOMATIC GAIN CONTROL (AGC); IEEE 802.11A; TRANSLINEAR CIRCUITS; VARIABLE GAIN AMPLIFIER (VGA); WIRELESS LAN;

ALGORITHMS; CLOSED LOOP CONTROL SYSTEMS; CMOS INTEGRATED CIRCUITS; COMPUTATION THEORY; ELECTRIC NETWORK ANALYSIS; GAIN CONTROL; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING; SIGNAL PROCESSING; WIRELESS TELECOMMUNICATION SYSTEMS;

LOCAL AREA NETWORKS;

EID: 33749514631     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.881548     Document Type: Conference Paper

References (10)

1. Wireless Lan Medium Access Control (MAC) and Physical Layer (PHY) Specifications: High-Speed Physical Layer in the 5-GHz Band, IEEE Std. 802.11a, Part11, Sep. 1999.
2. J. M. Khoury, "On the design of constant settling time AGC circuits," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 3, pp. 283-294, Mar. 1998.
3. O. Jeon, "Analog Baseband Processor for CMOS 5-GHz WLAN Receiver," Ph.D. dissertation, Univ. Florida, Gainesville, FL, 2005.
4. M. Zargari, D. K. Su, C. P. Yue, S. Rabii, D. Weber, B. J. Kaczynski, S. S. Mehta, K. Singh, S. Mendis, and B. A. Wooley, "A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN system," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1688-1694, Dec. 2002.
5. R. G. Carvajal, J. Ramirez-Angulo, A. J. Lopez-Martin, A. Torralba, J. A. G. Galan, A. Carlosena, and F. M. Chavero, "The flipped voltage follower: A useful cell for low-voltage low-power circuit design," IEEE Trans. Circuits Syst. I: Regular Papers, vol. 52, no. 7, pp. 1276-1291, Jul. 2005.
6. R. M. Fox and M. Nagarajan, "Multiple operating points in a CMOS log-domain filter," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 6, pp. 705-710, Jun. 1999.
7. S. Huang, M. Ismail, and S. R. Zarabadi, "A wide range differential difference amplifier: A basic block for analog signal processing in MOS technology," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 40, no. 5, pp. 289-301, May 1993.
8. G. Han and E. Sanchez-Sinencio, "CMOS transconductance multipliers: A tutorial," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 12, pp. 1550-1563, Dec. 1998.
9. B. Gilbert, C. Toumazou, D. G. Haigh, and F. J. Lidgey, "Currentmode circuits from a translinear viewpoint: A tutorial," in Analogue IC Design: The Current-Mode Approach (IEE Circuits and Systems Series). London, U.K.: Peregrinus, 1993.
10. C. Saint and J. Saint, IC Mask Design-Essential Layout Techniques. New York: McGraw Hill, 2002.