Parallelization of context-based adaptive binary arithmetic coders

IEEE Transactions on Signal Processing

Volumn 54, Issue 10, 2006, Pages 3702-3711

  Lin, Jian Hung ^a   Parhi, Keshab K ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

Author keywords

Arithmeic codes; Parallel processing

Indexed keywords

APPROXIMATION THEORY; BINARY CODES; DIGITAL ARITHMETIC; MATHEMATICAL MODELS; PROBABILITY; TABLE LOOKUP;

ARITHMETIC CODES; CONTEXT-BASED ADAPTIVE BINARY ARITHMETIC CODERS; PARALLELIZATION;

PARALLEL PROCESSING SYSTEMS;

EID: 33749405232     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSP.2006.879298     Document Type: Article

References (15)

1. G. G. Langdon, "An introduction to arithmetic coding," IBM J. Res Develop., vol. 28, no. 2, pp. 135-149, Mar. 1984.
2. J. Rissanen and G. G. Langdon, "Arithmetic coding," IBM J. Res. Develop., vol. 23, no. 2, pp. 149-162, Mar. 1979.
3. I. H. Witten, R. M. Neal, and J. G. Cleary, "Arithmetic coding for data compression," Commun. ACM, vol. 30, no. 6, pp. 520-540, Jun. 1987
4. A. Moffat, R. M. Neal, and I. H. Witten, "Arithmetic coding revisited," ACM Trans. Inf. Syst., vol. 16, no. 3, pp. 256-294, 1998.
5. G. Feygin, P. G. Gulak, and P. Chow, "Architectural advances in the VLSI implementation of arithmetic coding for binary image compression," in Proc. Data Compression Conf., Mar. 1994, pp. 254-263.
6. W. B. Pennebaker, J. L. Mitchell, G. G. Langdon, and R. B. Arps, "An overview of the basic principles of the Q-coder adaptive binary arithmetic coder," IBM J. Res. Develop., vol. 32, no. 6, pp. 717-726, 1988.
7. J. L. Mitchell and W. B. Pennebaker, "Optimal hardware and software arithmetic coding procedures for the Q-coder," IBM J. Res. Develop., vol. 32, pp. 727-736, 1988.
8. W. B. Pennebaker and J. L. Mitchell, "Probability estimation for the Q-coder," IBM J. Res. Develop., vol. 32, pp. 737-752, 1988.
9. J. Rissanen and K. M. Mohiuddin, "A multiplication-free multialphabet arithmetic code," IEEE Trans. Commun., vol. 37, pp. 93-98, Feb. 1989.
10. B. Fu and K. K. Parhi, "Generalized multiplication-free arithmetic codes," IEEE Trans. Commun., vol. 45, pp. 497-501, May 1997.
11. D. Marpe, H. Schwarz, and T. Wiegand, "Contect-based adaptive binary arithmetic coding in the H.264/AVC video compression standard," IEEE Trans. Circuits Syst. Video Technol., vol. 13, pp. 620-636, Jul 2003.
12. R. R. Osorio and J. D. Bruguera, "New arithmetic coder/decoder architectures based on pipelining," in Proc. Int. Conf. Application Specific Array Processors, Jul. 1997, pp. 106-115.
13. G. Shrimali and K. K. Parhi, "High-speed arithmetic decoder architectures," in Proc. IEEE Int. Conf. Commun., May 1993, vol. 1, pp. 222-226.
14. M. Bóo, J. D. Bruguera, and T. Lang, "A VLSI architecture for arithmetic coding of multi-level images," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, pp. 163-168, Jan. 1998.
15. P. M. Fenwick, "A new data structure for cumulative probability tables," Software Practice Exper., vol. 24, no. 3, pp. 327-336, Mar. 1994.