A novel 40-GHz flip-flop-based frequency divider in 0.18μm CMOS

Proceedings of ESSCIRC 2005: 31st European Solid-State Circuits Conference

Volumn , Issue , 2005, Pages 185-188

  Mohanavelu, Ravindran ^a   Heydari, Payam ^b  

^a INTEL CORPORATION   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC CURRENTS; ELECTRIC INDUCTORS; ELECTRONIC CIRCUIT TRACKING; FLIP FLOP CIRCUITS; FREQUENCY DIVIDING CIRCUITS; SEMICONDUCTOR MATERIALS; TOPOLOGY; TRANSISTORS;

JAZZ SEMICONDUCTORS; LATCH OPERATIONS; NOVEL LATCH TOPOLOGY; PEAKING INDUCTORS;

CMOS INTEGRATED CIRCUITS;

EID: 33749185701     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIR.2005.1541590     Document Type: Conference Paper

References (10)

1. B. Razavi, Design of Integrated Circuits for Optical Communications, McGraw-Hill, New York, pp. 341-349, 2003.
2. H.R. Rategh and T.H. Lee, "Superharmonic Injection-Locked Frequency Dividers," IEEE J. Solid-State Circuits, vol.34, pp. 813-821, June 1999.
3. R. L. Miller, "Fractional Frequency Generators Utilizing Regenerative Modulation," Proc. IRE, vol. 27, pp. 446-457, June 1939.
4. C. W. Heistrom, "Transient Analysis of Regenerative Frequency Dividers," IEEE Trans. Circuit Theory, vol. 12, pp. 489-497, Dec. 1965.
5. J. Lee, B. Razavi, A 40-GHz Frequency Divider in 0.18-μm CMOS Technology, IEEE J. Solid-State Circuits, vol. 39, no. 4 pp. 594-601, April 2004.
6. H. Knapp et al., "A 79 GHz Dynamic Frequency Divider in SiGe Bipolar Technology," IEEE ISSCC Tech. Digest, pp. 208-209, Feb. 2000.
7. H. M. Wong, A 1.8V 3mW 16.8GHz Frequency Divider in 0.25μm CMOS, IEEE ISSCC Tech. Digest, pp. 196-197, Feb. 2000.
8. P. Heydari and R. Mohavavelu, "Design of Ultra High Speed CML Buffers and LatchesÓ Int'l Symp. on Circuits and Systems, pp 208-211, May 2003.
9. R. Mohanavelu and P. Heydari, "A Novel Ultra High-Speed Flip-Flop-Based Frequency Divider," IEEE Inte'l Symp. on Circuits and Systems, vol. 4, pp. 169-172, May 2004.
10. U. Singh and M. M. Green, "New Structures for very high frequency CMOS clock dividersÓ Int'l Symp. on Circuits and Systems, pp 622-625, May 2001.