Updates on the security of FPGAs against power analysis attacks

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3985 LNCS, Issue , 2006, Pages 335-346

  Standaert, F X ^a   Mace, F ^a   Peeters, E ^a   Quisquater, J J ^a  

^a Microelectronics Laboratory   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CORRELATION METHODS; CRYPTOGRAPHY; FIELD PROGRAMMABLE GATE ARRAYS; MICROELECTRONICS; PRODUCT DESIGN; SPURIOUS SIGNAL NOISE;

CRYPTOGRAPHIC ALGORITHMS; POWER ANALYSIS ATTACKS;

SECURITY SYSTEMS;

EID: 33748999531     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11802839_42     Document Type: Conference Paper

References (16)

1. P. Barreto, V. Rijmen, The KHAZAD Legacy-Level Block Cipher, Submission to NESSIE project, available from http://www.cosic.esat.kuleuven.ac.be/nessie/
2. E. Brier, C. Clavier, F. Olivier, Correlation Power Analysis with a Leakage Model, in the proceedings of CHES 2004, Lecture Notes in Computer Science, vol 3156, pp 16-29, Boston, USA, August 2004.
3. P. Buysschaert, E. De Mulder, S. B. Örs, P. Delmotte, B. Preneel, G. Vandenbosch, I. Verbauwhede, Electromagnetic Analysis Attack on an FPGA Implementation of an Elliptic Curve Cryptosystem,' in the proceedings of EUROCON 2005 - The International Conference on Computer as a Tool, IEEE, 4 pages, 2005.
4. S. Chari, J. Rao, P. Rohatgi, Template Attacks, in the proceedings of CHES 2002, Lecture Notes in Computer Science, vol 2523, pp 13-28, Redwood City, CA, USA, August 2002.
5. V. Fischer, M. Drutarovsky, True Random Number Generator Embedded in Reconfigurable Hardware, in the proceedings of CHES 2002, Lecture Notes in Computer Science, vol 2523, pp 415-430, Redwood Shores, California, USA, August 2002.
6. P. Kocher, J. Jaffe, B. Jun, Differential Power Analysis, in the proceedings of Cypto 1999, Lecture Notes in Computer Science, vol 1666, pp 398-412, Santa-Barbara, USA, August 1999, Springer-Verlag.
7. National Bureau of Standards, FIPS PUB 46, The Data Encryption Standard, Federal Information Processing Standard, NIST, U.S. Dept. of Commerce, Jan 1977.
8. National Bureau of Standards, FIPS 197, Advanced Encryption Standard, Federal Information Processing Standard, NIST, U.S. Dept. of Commerce, November 2001.
9. T.G. Malkin, F.-X. Standaert, M. Yung, A Comparative Cost/Security Analysis of Fault Attack Countermeasures, in the proceedings of FDTC 2005, Edinburgh, Scotland, September 2005.
10. S.B. Ors, E. Oswald, B. Preneel, Power-Analysis Attacks on an FPGA - First Experimental Results, in the proceedings of CHES 2003, Lecture Notes in Computer Science, vol 2279, pp 35-50, Cologn, Germany, September 2003, Springer-Verlag.
11. E. Peeters, F.-X. Standaert, J.-J. Quisquater, Power and Electromagnetic Analysis: Improved Model, Consequences and Comparisons, to appear in Integration, the VLSI Journal, Spring 2006, Elsevier.
12. J.M. Rabaey, Digital Integrated Circuits, Prentice Hall International, 1996.
13. L. Shang, A. Kaviani, K. Bathala, Dynamic Power Consumption in Virtex-2 FPGA Family, in the proceedings of FPGA 2002, pp 157-164, Monterey, California, USA, February 2002.
14. F.-X. Standaert, S.B. Ors, B. Preneel, Power Analysis of an FPGA Implementation of Rijndael: Is Pipelining a DPA Countermeasure?, in the proceedings of CHES 2004, Lecture Notes in Computer Science, vol 3156, pp 30-44, Cambridge, MA, USA, August 2004.
15. F.-X. Standart, E. Peeters, G. Rouvroy, J.-J. Quisquater, Power Analysis Attacks and Countermeasures of Field Programmable Gate Arrays: Recent Results, to appear in the Proceedings of the IEEE, special issue on Cryptographic Hardware and Embedded Systems, Spring 2006.
16. K. Tiri, I. Verbauwhede, Synthesis of Secure FPGA Implementations, in the proceedings of the International Workshop on Logic and Synthesis (IWLS 2004), pp 224-231, June 2004.