Very high radix scalable montgomery multipliers

Proceedings - Fifth International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2005

Volumn 2005, Issue , 2005, Pages 400-404

  Kelley, Kyle ^a   Harris, David ^a  

^a HARVEY MUDD COLLEGE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MODULAR EXPONENTIATION; MONTGOMERY MULTIPLIERS;

GATES (TRANSISTOR); LOGIC DESIGN; MICROPROCESSOR CHIPS;

FREQUENCY MULTIPLYING CIRCUITS;

EID: 33748890858     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IWSOC.2005.111     Document Type: Conference Paper

References (13)

1. T. Blum and C. Paar, "High-radix Montgomery multiplication on reconfigurable hardware," IEEE Trans, Computers, vol. 50, no. 7, July 2001, pp. 759-764.
2. S. Dusse and B. Kaliski, "A cryptographic library for the Motorola DSP56000," Eurocrypt 90, Lecture Notes in Computer Science, No. 473, I. B. Damgaard, ed., Springer-Verlag, New York, 1990, pp. 230-244.
3. D. Harris et al., "An improved unified scalable radix-2 Montgomery multiplier", submitted to IEEE Symp. Computer Arithmetic, 2005.
4. Ç. Koç, T. Acar, B. Kaliski, "Analyzing and comparing Montgomery multiplication algorithms," IEEE Micro, June 1996, pp. 26-33.
5. P. Montgomery, "Modular multiplication without trial division, " Math. Of Computation, vol. 44, no. 170, pp. 519-521, April 1985.
6. K. Mukaida, M. Takenaka, N. Torii, and S. Masui, "Design of high-speed and area-efficient Montgomery modular multiplier for RSA algorithm," IEEE Symp. VLSI Circuits, pp. 320-323, 2004.
7. th IEEE Symp. Computer Arithmetic, pp. 193-199, 1995.
8. th IEEE Symp. Computer Arithmetic, pp. 252-259, 1993.
9. A. Tenca and Ç. Koç, "A scalable architecture for modular multiplication based on Montgomery's algorithm," IEEE Trans. Computers, vol. 52, no.9, Sept. 2003, pp. 1215-1221.
10. A. Tenca and L. Tawalbeh, "An efficient and scalable radix-4 modular multiplier design using reciding techniques," Proc Asilomar Conf. Signals, Systems, and Computers, pp. 1445-1450, 2003.
11. G. Gaubatz, "Versatile Montgomery multiplier architectures," M.S. Thesis, Worcester Polytechnic Institute, Dept of Electrical Engineering, April 2002.
12. G. Todorov, "ASIC design, implementation and analysis of a scalable high-radix Montgomery multiplier," M.S. Thesis, Oregon State University, June 2001.
13. Xilinx, Virtex-II Pro and Virtex-II Pro X Platform FPGAs Datasheet, June 30, 2004, www.xilinx.com.