메뉴 건너뛰기




Volumn 2006, Issue , 2006, Pages 886-891

An automated, efficient and static bit-width optimization methodology towards maximum bit-width-to-error tradeoff with affine arithmetic model

Author keywords

[No Author keywords available]

Indexed keywords

ALGEBRA; ALGORITHMS; BIT ERROR RATE; COMPUTER HARDWARE; ERROR ANALYSIS; ERROR CORRECTION; MATHEMATICAL MODELS; OPTIMIZATION;

EID: 33748588402     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1118299.1118500     Document Type: Conference Paper
Times cited : (16)

References (20)
  • 4
    • 84893664852 scopus 로고    scopus 로고
    • Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs
    • March
    • A. Nayak, M. Haldar, A. Choudhary and P. Banerjee, "Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs," Design Automation & Test, March 2001.
    • (2001) Design Automation & Test
    • Nayak, A.1    Haldar, M.2    Choudhary, A.3    Banerjee, P.4
  • 5
    • 0042635701 scopus 로고    scopus 로고
    • Towards efficient static analysis of finite precision effects in DSP applications via affine arithmetic modeling
    • C. F. Fang and R. A. Rutenbar and M.Puschel and T. Chen, "Towards efficient static analysis of finite precision effects in DSP applications via affine arithmetic modeling," Design Automation Conference, 2003.
    • (2003) Design Automation Conference
    • Fang, C.F.1    Rutenbar, R.A.2    Puschel, M.3    Chen, T.4
  • 7
    • 0035424364 scopus 로고    scopus 로고
    • Combined word-length optimization and high-level synthesis of digital signal processing systems
    • Aug
    • K. Kum and W. Sung, "Combined word-length optimization and high-level synthesis of digital signal processing systems," IEEE Trans. on Computer-Aided Design, Aug, 2001.
    • (2001) IEEE Trans. on Computer-aided Design
    • Kum, K.1    Sung, W.2
  • 9
    • 0029502362 scopus 로고
    • Fixed-point optimization utility for C and C++ based digital signal processing programs
    • Osaka
    • S. Kim, K.-I. Kum, and W. Sung, "Fixed-point optimization utility for C and C++ based digital signal processing programs," Workshop on VLSI and Signal Processing, Osaka, 1995.
    • (1995) Workshop on VLSI and Signal Processing
    • Kim, S.1    Kum, K.-I.2    Sung, W.3
  • 12
    • 33748593783 scopus 로고    scopus 로고
    • http://www.systemc.org
  • 13
    • 0029483209 scopus 로고    scopus 로고
    • The transmogrifier C hardware description language and compiler for FPGAs
    • D. Galloway, "The Transmogrifier C Hardware Description Language and Compiler for FPGAs," FCCM'95
    • FCCM'95
    • Galloway, D.1
  • 18
    • 0029511054 scopus 로고
    • Simulation-based word-length optimization method for fixed-point digital signal processing systems
    • December
    • W. Sung and K. I. Kum. "Simulation-based word-length optimization method for fixed-point digital signal processing systems," IEEE Transactions on Signal Processing, vol. 43, no. 12, pp.3087-3090, December 1995.
    • (1995) IEEE Transactions on Signal Processing , vol.43 , Issue.12 , pp. 3087-3090
    • Sung, W.1    Kum, K.I.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.