-
1
-
-
0023600337
-
IDAC: An interactive design tool for analog CMOS circuits
-
M. Degrauwe, "IDAC: An Interactive Design Tool For Analog CMOS Circuits", IEEE Journal of Solid-State Circuits, Vol. 22, 1987. pp. 1106-1115.
-
(1987)
IEEE Journal of Solid-state Circuits
, vol.22
, pp. 1106-1115
-
-
Degrauwe, M.1
-
2
-
-
0035208991
-
ASF: A practical simulation-based methodology for the synthesis of custom analog circuits
-
M. Kransnicki, R. Phelps, J. R. Heliums, M. McClung. R. A. Rutenbar, and L. R. Carley, "ASF: A Practical Simulation-Based Methodology for the Synthesis of Custom Analog Circuits". Proc. of IEEE/ACM International Conference on Computer Aided Design, 2001, pp. 350-357.
-
(2001)
Proc. of IEEE/ACM International Conference on Computer Aided Design
, pp. 350-357
-
-
Kransnicki, M.1
Phelps, R.2
Heliums, J.R.3
McClung, M.4
Rutenbar, R.A.5
Carley, L.R.6
-
3
-
-
0028699239
-
A statistical optimization-based approach for automated sizing of analog cells
-
F. Medeiro, F. V. Fernandez-Fernandez, R. Dominguez-Castro, and A. Rodriguez-Vazquez, "A Statistical Optimization-Based Approach for Automated Sizing of Analog Cells", Proc. of IEEE/ACM Design Automation Conference, 1994, pp. 594-597.
-
(1994)
Proc. of IEEE/ACM Design Automation Conference
, pp. 594-597
-
-
Medeiro, F.1
Fernandez-Fernandez, F.V.2
Dominguez-Castro, R.3
Rodriguez-Vazquez, A.4
-
4
-
-
0033702867
-
ANACONDA: Simulation-based synthesis of analog circuits via stochastic pattern search
-
R. Phelps, M. Krasnicki, R. A. Rutenbar, L. R. Carley, and J. R. Heliums, "ANACONDA: Simulation-Based Synthesis of Analog Circuits via Stochastic Pattern Search", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems. Vol. 19, No. 6, 2000, pp. 703-717.
-
(2000)
IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems
, vol.19
, Issue.6
, pp. 703-717
-
-
Phelps, R.1
Krasnicki, M.2
Rutenbar, R.A.3
Carley, L.R.4
Heliums, J.R.5
-
5
-
-
0024908745
-
OASYS: A framework for analog circuit synthesis
-
R. Harjani, R. A. Rutenbar and L. R. Carley. "OASYS: A Framework for Analog Circuit Synthesis", IEEE Trans. on Computer Aided Design, Vol. 8, No. 12, 1989, pp. 1247-1266.
-
(1989)
IEEE Trans. on Computer Aided Design
, vol.8
, Issue.12
, pp. 1247-1266
-
-
Harjani, R.1
Rutenbar, R.A.2
Carley, L.R.3
-
7
-
-
0028374647
-
Symbolic analysis methods and applications for analog circuits: A tutorial overview
-
G. Gielen, P. Wambacq and W. M, Sausen, "Symbolic Analysis Methods and Applications for Analog Circuits: A Tutorial Overview", Proceedings of the IEEE, Vol. 82, No. 2, 1994, pp. 287-304.
-
(1994)
Proceedings of the IEEE
, vol.82
, Issue.2
, pp. 287-304
-
-
Gielen, G.1
Wambacq, P.2
Sausen, W.M.3
-
8
-
-
0031186435
-
Automated synthesis of analog electrical circuits by means of genetic programming
-
J. R. Koza, F. H. Bcnnett III, D. Andre, M. A. Keane and F. Dunlap, "Automated Synthesis of Analog Electrical Circuits by Means of Genetic Programming", IEEE Trans. on Evolutionary Computation, Vol. 1(2), 1997, pp. 109-128.
-
(1997)
IEEE Trans. on Evolutionary Computation
, vol.1
, Issue.2
, pp. 109-128
-
-
Koza, J.R.1
Bcnnett III, F.H.2
Andre, D.3
Keane, M.A.4
Dunlap, F.5
-
10
-
-
0035057265
-
CMOS Op-amp sizing using a geometric programming formulation
-
P. Mandal, and V. Visvanathan, "CMOS Op-Amp Sizing Using a Geometric Programming Formulation", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 1, 2001, pp. 22-38.
-
(2001)
IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems
, vol.20
, Issue.1
, pp. 22-38
-
-
Mandal, P.1
Visvanathan, V.2
-
12
-
-
0017525368
-
Polygonal approximations by Newton's method
-
T. Pavlidis, "Polygonal Approximations by Newton's Method", IEEE Trans. on Computers, Vol. C-26, No. 8, 1977, pp. 800-807.
-
(1977)
IEEE Trans. on Computers
, vol.C-26
, Issue.8
, pp. 800-807
-
-
Pavlidis, T.1
-
13
-
-
0032136807
-
Breakpoint detection using covariance propagation
-
Q. Ji and R. M. Haraliek, "Breakpoint Detection using Covariance Propagation", IEEE Trans. on Pattern Analysis and Machine Intelligence, Vol. 20, No. 8, 1998, pp. 845-851.
-
(1998)
IEEE Trans. on Pattern Analysis and Machine Intelligence
, vol.20
, Issue.8
, pp. 845-851
-
-
Ji, Q.1
Haraliek, R.M.2
-
15
-
-
0032136796
-
Current mode circuit implementations of PWL functions
-
Stanislaw Kuta, "Current Mode Circuit Implementations of PWL Functions", Analog Integrated Circuits and Signal Processing, No. 16, 1998, pp. 285-297.
-
(1998)
Analog Integrated Circuits and Signal Processing
, Issue.16
, pp. 285-297
-
-
Kuta, S.1
|