![]() |
Volumn , Issue , 2005, Pages 2164-2167
|
Biasing techniques for subthreshold MOS resistive grids
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BIASING TECHNIQUES;
CMOS PROCESS;
DYNAMIC RANGE;
INPUT CURRENT;
LINEAR OPERATIONS;
MOS CIRCUITS;
MOS TRANSISTORS;
NON-LINEARITY;
RESISTIVE GRID;
RESISTIVE NETWORK;
SOURCE BIASING;
SOURCE VOLTAGE;
SPATIAL FILTERING;
SUBTHRESHOLD;
WIDE DYNAMIC RANGE;
TRANSISTOR TRANSISTOR LOGIC CIRCUITS;
LINEARIZATION;
|
EID: 33748368991
PISSN: 02714310
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ISCAS.2005.1465049 Document Type: Conference Paper |
Times cited : (2)
|
References (8)
|