Biasing techniques for subthreshold MOS resistive grids

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 2164-2167

  Wee, Keng Hoong ^a   Sit, Ji Jon ^a   Sarpeshkar, Rahul ^a  

^a USA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIASING TECHNIQUES; CMOS PROCESS; DYNAMIC RANGE; INPUT CURRENT; LINEAR OPERATIONS; MOS CIRCUITS; MOS TRANSISTORS; NON-LINEARITY; RESISTIVE GRID; RESISTIVE NETWORK; SOURCE BIASING; SOURCE VOLTAGE; SPATIAL FILTERING; SUBTHRESHOLD; WIDE DYNAMIC RANGE;

TRANSISTOR TRANSISTOR LOGIC CIRCUITS;

LINEARIZATION;

EID: 33748368991     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465049     Document Type: Conference Paper

References (8)

1. K.A. Boahen and A.G. Andreou, "A contrast sensitive silicon retina with reciprocal synapses," Advances in Neural information processing Systems 4, pp. 764-772, 1992.
2. A.G. Andreou and K.A. Boahen, "A 590,000 transistor 48,000 pixel contrast sensitive, edge enhancing CMOS imager silicon retina," Advanced Research in VLSI Proc., pp. 225-240, Feb. 1996.
3. E.A. Vittoz and X. Arreguit, "Linear networks based on transistors," Elec. Letters, pp. 297-299, Feb. 1993.
4. E.A. Vittoz, "Pseudo-resistive networks and their applications to analog collective computation," Proc. of Microelectronics for Neural Networks, Evolutionary& Fuzzy Systems, pp. 163-173, 1997.
5. L. Turicchia and R. Sarpeshkar, "The silicon cochlea: from biology to bionics," Biophysics of the Cochlea: from Molecules to Models, A.W. Gummer ed., pp. 417-424, 2003.
6. nd ed., McGraw-Hill Companies, Inc., 1999.
7. C. A. Mead, Analog VLSI and Neural Systems, Addison-Wesley Publishing Co., Reading, MA, 1989.
8. M. O'Halloran and R. Sarpeashkar, "A 10-nW 12-bit accurate analog storage cell with 10-aA leakage," IEEE J. Solid-State Circuits, vol. 39, pp. 1985-1996, Nov. 2004.