메뉴 건너뛰기




Volumn , Issue , 2005, Pages 2164-2167

Biasing techniques for subthreshold MOS resistive grids

Author keywords

[No Author keywords available]

Indexed keywords

BIASING TECHNIQUES; CMOS PROCESS; DYNAMIC RANGE; INPUT CURRENT; LINEAR OPERATIONS; MOS CIRCUITS; MOS TRANSISTORS; NON-LINEARITY; RESISTIVE GRID; RESISTIVE NETWORK; SOURCE BIASING; SOURCE VOLTAGE; SPATIAL FILTERING; SUBTHRESHOLD; WIDE DYNAMIC RANGE;

EID: 33748368991     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465049     Document Type: Conference Paper
Times cited : (2)

References (8)
  • 2
    • 0042251695 scopus 로고    scopus 로고
    • A 590,000 transistor 48,000 pixel contrast sensitive, edge enhancing CMOS imager silicon retina
    • Feb
    • A.G. Andreou and K.A. Boahen, "A 590,000 transistor 48,000 pixel contrast sensitive, edge enhancing CMOS imager silicon retina," Advanced Research in VLSI Proc., pp. 225-240, Feb. 1996.
    • (1996) Advanced Research in VLSI Proc , pp. 225-240
    • Andreou, A.G.1    Boahen, K.A.2
  • 3
    • 0027908310 scopus 로고
    • Linear networks based on transistors
    • Feb
    • E.A. Vittoz and X. Arreguit, "Linear networks based on transistors," Elec. Letters, pp. 297-299, Feb. 1993.
    • (1993) Elec. Letters , pp. 297-299
    • Vittoz, E.A.1    Arreguit, X.2
  • 4
    • 67649131238 scopus 로고    scopus 로고
    • E.A. Vittoz, Pseudo-resistive networks and their applications to analog collective computation, Proc. of Microelectronics for Neural Networks, Evolutionary& Fuzzy Systems, pp. 163-173, 1997.
    • E.A. Vittoz, "Pseudo-resistive networks and their applications to analog collective computation," Proc. of Microelectronics for Neural Networks, Evolutionary& Fuzzy Systems, pp. 163-173, 1997.
  • 8
    • 8344242020 scopus 로고    scopus 로고
    • A 10-nW 12-bit accurate analog storage cell with 10-aA leakage
    • Nov
    • M. O'Halloran and R. Sarpeashkar, "A 10-nW 12-bit accurate analog storage cell with 10-aA leakage," IEEE J. Solid-State Circuits, vol. 39, pp. 1985-1996, Nov. 2004.
    • (2004) IEEE J. Solid-State Circuits , vol.39 , pp. 1985-1996
    • O'Halloran, M.1    Sarpeashkar, R.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.