Low-power single-loop and dual-loop AGCs for bionic ears

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 9, 2006, Pages 1983-1996

  Baker, Michael W ^a,b   Sarpeshkar, Rahul ^a,b  

^a IEEE   (United States)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Analog front end; Automatic gain control; BiCMOS integrated circuits; Compression; Dual loop gain control; Hearing instruments; Log linear control; Low power

Indexed keywords

ANALOG FRONTEND; AUTOMATIC GAIN CONTROL; BICMOS INTEGRATED CIRCUITS; HEARING INSTRUMENTS;

GAIN CONTROL; IMPLANTS (SURGICAL); LINEAR CONTROL SYSTEMS; MICROPHONES; SPEECH; TRANSIENTS;

NETWORKS (CIRCUITS);

EID: 33748365439     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.880599     Document Type: Article

References (20)

1. P. C. Loizou, "Introduction to cochlear implants," IEEE Eng. Med. Biol. Mag., vol. 18, no. 1, pp. 32-42, Jan.-Feb. 1999.
2. M. W. Baker and R. Sarpeshkar, "A low-power high-PSRR current-mode microphone preamplifier," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1671-8, Oct. 2003.
3. W. A. Serdijn, A. C. van der Woerd, J. Davidse, and H. M. van Roermund, "A low-voltage low-power fully-integratable front-end for hearing instruments," IEEE Trans. Circuits Syst. I, Fundam. Theory Applicat., vol. 42, no. 11, pp. 920-932, Nov. 1995.
4. D. G. Gata et al., "A 1.1-V 270-μA mixed-signal hearing aid chip," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1670-1678, Dec. 2002.
5. F. Serra-Graells, L. Gomez, and J. L. Huertas, "A true 1 V 300 μW CMOS subthreshold log-domain hearing-aid-on chip," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1271-1281, Aug. 2004.
6. S. Kim, J.-Y. Lee, S.-J. Song, N. Cho, and H.-J. Yoo, "An energy-efficient analog front-end circuit for a sub- 1V digital hearing aid chip," in Symp. VLSI Circuits Dig. Tech. Papers, 2005, pp. 176-179.
7. M. A. Stone and B. C. J. Moore, "Side effects of fast-acting dynamic range compression that affect intelligibility in a competing speech task," J. Acoust. Soc. Amer., vol. 114, no. 2311, 2004.
8. M. A. Stone, B. C. J. Moore, J. I. Alcantara, and B. R. Glasberg, "Comparison of different forms of compression on using wearable digital hearing aids," J. Acoust. Soc. Amer., vol. 106, no. 6, Dec. 1999.
9. S. M. Zhak, M. W. Baker, and R. Sarpeshkar, "A low-power wide dynamic range envelope detector," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1750-1753, Oct. 2003.
10. M. Baker and R. Sarpeshkar, "A low-power AGC with level-independent phase margin," in Proc. American Control Conf., Jun. 2004, no. WeA12.5, pp. 386-389.
11. R. Sarpeshkar, M. Baker, C. Salthouse, J. J. Sit, L. Turicchia, and S. Zhak, "An analog bionic ear processor with zero-crossing detection," in Proc. ISSCC, San Francisco, CA, Feb. 2005, no. 4.2, pp. 78-79.
12. K.-H. Wee, J. J. Sit, and R. Sarpeshkar, "Biasing techniques for subthreshold MOS resistive grids," in Proc. IEEE ISCAS, May 2005, pp. 2164-2167.
13. R. Sarpeshkar, R. F. Lyon, and C. A. Mead, "A low-power wide-linear-range transconductance amplifier," Analog Integr. Circuits Signal Process., vol. 13, no. 1/2, pp. 123-151, May/Jun. 1997.
14. E. K. de Lange, O. De Feo, and A. van Staveren, "Modelling differential pairs for low-distortion amplifier design," in Proc. IEEE ISCAS, May 2003, vol. 1, pp. 261-264.
15. R. Sarpeshkar, T. Delbruck, and C. Mead, "White noise in MOS transistors and resistors," IEEE Circuits Devices Mag., vol. 9, no. 6, pp. 23-29, Nov. 1993.
16. R. Sarpeshkar, C. Salthouse, J. J. Sit, M. Baker, S. Zhak, T. Lu, L. Turicchia, and S. Balster, "An ultra-low-power programmable analog bionic ear processor," IEEE Trans. Biomed. Eng., vol. 52, no. 4, pp. 711-727, Apr. 2005.
17. W. K. Victor and M. H. Brockman, "The application of linear servo theory to the design of AGC loops," Proc. IRE, pp. 234-238, Feb. 1960.
18. J. O. Pickles, Introduction to the Physiology of Hearing, 2nd ed. New York: Academic Press, 1988.
19. D. A. Hotvet, "Automatic gain control for hearing aid," U.S. Patent 4,718,099, Jan. 5, 1988.
20. R. Sarpeshkar and M. O'Halloran, "Scalable hybrid computation with spikes," Neural Computation, vol. 14, no. 9, pp. 2003-2038, Sep. 2002.