Adaptation of current signals with floating-gate circuits

Proceedings of the 7th International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems, MicroNeuro 1999

Volumn , Issue , 1999, Pages 128-134

  Pesavento, A ^a   Horiuchi, T ^b   Diorio, C ^c   Koch, C ^d  

^a California Institute of Technology   (United States)

^b JOHNS HOPKINS UNIVERSITY   (United States)

^c University of Washington   (United States)

^d CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRON TUNNELING; FUZZY INFERENCE; MICROELECTRONICS; TIMING CIRCUITS;

AUTO-ZEROING; CMOS IMAGE SENSOR; CURRENT SIGNAL; FLOATING GATE CIRCUITS; FLOATING GATES; SPATIAL DERIVATIVES;

FUZZY LOGIC;

EID: 33747666992     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MN.1999.758855     Document Type: Conference Paper

References (22)

1. A. Aslam-Siddiqi,W. Brockherde, M. Schanz, and B. J. Hosticka. A 128-pixel CMOS image sensor with integrated analog nonvolatile memory. IEEE Journal of Solid-State Circuits, 33(10):1497-1501, 1998
2. L. R. Carley. Trimming analog circuits using floatinggate analog MOS memory. IEEE J. Solid State Circ., 24(6):1569-1575, 1989
3. H. Castro, S. Tam, and M. Holler. Implementation and performance of an analog non-volatile neural-network. Analog Integrated Circuit and Signal Processing, 4(2):97-113, 1993
4. G. Cauwenberghs, C. F. Neugebauer, and A. Yariv. Analysis and verification of an analog vlsi incremental outerproduct learning system. IEEE Trans. on Neural Networks, 3(3):488-497, 1992
5. T. Delbruck and C. A. Mead. Photoreceptor circuit with a wide dynamic range. CNS Memo 30, California Institute of Technology, 1996
6. F. Devos, M. Zhang, Y. Ni, and J. F. Pone. Trimming CMOS smart imager with tunnel-effect nonvolatile analog memory. Electronic Letters, 29(20):1766-1767, 1993
7. C. Diorio, P. Hasler, B. Minch, and C. Mead. A complementary pair of four-terminal silicon synapses. Analog Integrated Circuits and Signal Processing, 13(1-2):153-166, 1997
8. R. Douglas, M. Mahowald, and C. Mead. Neuromorphic analogue VLSI. In W. M. Cowan, E. M. Shooter, C. F. Stevens, and R. F. Thompson, editors, Annual Reviews in Neuroscience, Vol. 18, pages 255-281. Annual Reviews Inc., Palo Alto, CA, 1995
9. L. A. Glasser. A UV write-enabled PROM. In H. Fuchs, editor, Chapel Hill Conference on VLSI (1985), pages 61-65. Computer Science Press, Rockville, MD, 1985
10. R. R. Harrison, P. Hasler, and B. A. Minch. Floating-gate CMOS analog memory cell array. In Proceedings of the 1998 IEEE ISCAS Meeting, pages 204-207, 1998. Monterey, CA
11. P. Hasler, B. A. Minch, C. Diorio, and C. Mead. An autozeroing floating-gate amplifier. in press., 1999
12. P. Hasler, B. A. Minch, C. Diorio, and C. A. Mead. An autozeroing amplifier using pfet hot-electron injection. In Proceedings of the 1996 IEEE ISCAS Meeting, pages 325-328, 1996. Atlanta
13. T. K. Horiuchi, T. G. Morris, C. Koch, and S. P. DeWeerth. Analog VLSI circuits for attention-based visual tracking. In M. Mozer, M. Jordan, and T. Petsche, editors, Advances in Neural Processing Systems 9, pages 706-712. MIT Press, 1997
14. D. A. Kerns. Experiments in Very Large-Scale Analog Computation. PhD thesis, Electrical Engineering, California Institute of Technology, 1993
15. J. Kramer and G. Indiveri. Neuromorphic vision sensors and preprocessors in system applications. In Advanced Focal Plane Arrays and Electronic Cameras (AFPAEC'98), Zurich, Switzerland, May 1998. in press
16. T. S. Lande, H. Ranjbar, M. Ismail, and Y. Berg. An analog floating-gate memory in a standard digital technology. In Proc. 5th Intl. Conf. on Microelectronics for Neural Networks and Fuzzy Systems-MicroNeuro96, pages 271-276, 1996. Feb. 12-14, 1996, Lausanne, Switzerland, IEEE Computer Society Press, Los Alamitos, CA
17. J. Lazzaro, J. Wawrzynek, and A. Kramer. Systems technologies for silicon auditory models. IEEE Micro, 14(3):7-15, 1994
18. M. Lenzlinger and E. H. Snow. Fowler-nordheim tunneling into thermally grown sio2. Journal of Applied Physics, 40(1):278-283, 1969
19. C. Mead. Adaptive retina. In C. Mead andM. Ismail, editors, Analog VLSI Implementation of Neural Systems, pages 239-246. Kluwer Academic Publishers, Boston, MA, 1989
20. A. F. Murray, S. Churcher, A. Hamilton, A. J. Holmes, G. B. Jackson, H. M. Reekie, and R. J. Woodburn. Pulse stream VLSI neural networks. IEEE Micro, 14(3):29-39, 1994
21. E. Sackinger and W. Guggenbuhl. An analog trimming circuit based on a floating-gate device. IEEE Journal of Solid State Circuits, SC-23:1437-1440, 1988
22. C. K. Sin, A. Kramer, V. Hu, R. R. Chu, and P. K. Ko. EEPROM as an analog storage device, with particular applications in neural networks. IEEE Trans. on Electron Devices, 39(6):1410-1419, 1992