메뉴 건너뛰기




Volumn 2005, Issue , 2005, Pages 77-82

Using DSP blocks for ROM replacement: A novel synthesis flow

Author keywords

[No Author keywords available]

Indexed keywords

DSP BLOCKS; EMBEDDED MULTIPLICATION; QUARTUS UNIVERSITY INTERFACE PROGRAM (QUIP); SYNTHESIS FLOW;

EID: 33746891260     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2005.1515702     Document Type: Conference Paper
Times cited : (6)

References (8)
  • 1
    • 1842836226 scopus 로고
    • Uniform piecewise polynomial approximation with variable joints
    • T. Pavlidis and A. Maika, "Uniform piecewise polynomial approximation with variable joints," Journal of Approximation Theory, vol. 12, pp. 61-69, 1974.
    • (1974) Journal of Approximation Theory , vol.12 , pp. 61-69
    • Pavlidis, T.1    Maika, A.2
  • 2
    • 0742285889 scopus 로고    scopus 로고
    • Programming models for hybrid CPU/FPGA chips
    • D. Andrews, D. Niehaus, and P. Ashenden, "Programming models for hybrid CPU/FPGA chips," IEEE Computer, vol. 37, no. 1, pp. 118-120, 2004.
    • (2004) IEEE Computer , vol.37 , Issue.1 , pp. 118-120
    • Andrews, D.1    Niehaus, D.2    Ashenden, P.3
  • 4
    • 0033873622 scopus 로고    scopus 로고
    • Heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays
    • January
    • S. Wilton, "Heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 1, pp. 56-68, January 2000.
    • (2000) IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems , vol.19 , Issue.1 , pp. 56-68
    • Wilton, S.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.