FPGA PLB evaluation using Quantified Boolean Satisfiability

Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL

Volumn 2005, Issue , 2005, Pages 19-24

  Ling, Andrew C ^a   Singh, Deshanand P ^b   Brown, Stephen D ^b  

^a UNIVERSITY OF TORONTO   (Canada)

^b ALTERA CORPORATION   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; FIELD PROGRAMMABLE GATE ARRAYS; FUNCTION EVALUATION; PROBLEM SOLVING;

LOGIC BLOCKS; LOGIC FUNCTION; PROGRAMMABLE CIRCUIT; QUANTIFIED BOOLEAN SATISFIABILITY;

FORMAL LOGIC;

EID: 33746867966     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2005.1515693     Document Type: Conference Paper

References (14)

1. Altera, "Component selector guide ver 14.0," 2004.
2. Xilinx, "Virtex-ii complete data sheet ver 3.3," 2004.
3. Arrow Electronics. [Online], Available: www.arrow.com
4. J. Cong and Y. Ding, "An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs," IEEE Transactions on Computer-Aided Design, vol. 13, no. 1, pp. 1-13, Jan. 1994.
5. _, "On area/depth trade-off in LUT-based FPGA technology mapping," in Design Automation Conference, 1993, pp. 213-218. [Online], Available: citeseer.ist.psu.edu/cong94areadepth.html
6. J. Cong, C. Wu, and Y. Ding, "Cut ranking and pruning: enabling a general and efficient fpga mapping solution," in Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays. ACM Press, 1999, pp. 29-35.
7. I. Levin and R. Y. Pinter, "Realizing Expression Graphs using Table-Lookup FPGAs," in Proceedings of the European Design Automation Conference, 1993, pp. 306-311.
8. A.Kaviani and S. Brown, "The hybrid field programmable architecture," IEEE Design and Test, pp. 74-83, April-June 1999.
9. J. Cong and Y.-Y. Hwang, "Boolean matching for lutta ased logic blocks with applications to architecture evaluation and technology mapping," IEEE Transactions on Computer-Aided Design, vol. 20, no. 9, pp. 1077-1090, 2001.
10. T. Larrabee, "Test Pattern Generation Using Boolean Satisfiablity," IEEE Transactions on Computer-Aided Design, vol. 11, no. 1, pp. 6-22, 1992. [Online]. Available: citeseer.ist.psu.edu/larrabee92test.html
11. D. Tang, Y. Yu, D. P. Ranjan, and S. Malik, "Analysis of search based algorithms for satisfiability of quantified boolean formulas arising from circuit state space diameter problems," in SAT '04: The Seventh International Conference on Theory and Applications of Satisfiability Testing, May 2004, pp. 10-13.
12. S. Yang, "Logic synthesis and optimization benchmarks user guide version," 1991. [Online], Available: citeseer.ist.psu.edu/yang91logic.html
13. M. W. Moskewicz, C. F. Madigan, Y. Zhao, L. Zhang, and S. Malik, "Chaff: Engineering an Efficient SAT Solver," in Proceedings of the 38th Design Automation Conference (DAC'01), 2001. [Online], Available: citeseer.ist.psu.edu/moskewicz01chaff.html
14. L. Zhang and S. Malik, "Conflict driven learning in a quantified boolean satisfiability solver," in ICCAD '02: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design. ACM Press, 2002, pp. 442-449.