Context-switching techniques for decoupled multithreaded processors

Conference Proceedings of the EUROMICRO

Volumn 1, Issue , 1999, Pages 248-251

  Kreuzinger, Jochen ^a   Ungerer, Theo ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BLOCK INTERLEAVING; CONTEXT SWITCH; CONTEXT SWITCHING; MULTI-THREADING TECHNIQUES; MULTITHREADED PROCESSORS; PAPER SURVEYS; SINGLE PROCESSORS; SINGLE-THREADED;

INFORMATION SCIENCE; SURVEYS;

MULTITASKING;

EID: 33746780368     PISSN: 10896503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1999.794476     Document Type: Conference Paper

References (11)

1. A. Agarwal et al. The MIT Alewife Machine: Architecture and Performance. The 22nd Annual International Symposium on Computer Architecture, pages 2-13, June 1995.
2. U. Brinkschulte, C. Krakowski, J. Kreuzinger, R. Marston, and T. Ungerer. The Komodo Project: Thread-based Event Handling Supported by a Multithreaded Java Microcontroller. 25th EUROMICRO Conference, Milano, September 1999.
3. W. Grunewald. Rhamma-Eine entkoppelte mehrfadige Prozessorarchitektur. PhD thesis, Computer Science Dept., University of Karlsruhe, 1997.
4. W. Grunewald and T. Ungerer. Towards Extremely fast Context Switching in a Block-multithreaded Processor. 22nd EUROMICRO Conference: Hardware and Software Design Strategies, pages 592-599, September 1996.
5. J. L.Hennessy and D. A. Patterson. Computer Architecture. A Quantitative Approach. Morgan Kaufmann, San Mateo, California, 1996.
6. J. Kreuzinger. Entwurf und Synthese einer Prozessor-Pipeline mit schnellem Kontextwechsel. Master thesis, Computer Science Dept., University of Karlsruhe, 1996.
7. A.Mikschl andW. Damm. Msparc: A Multithreaded Sparc. Europar 96 Conference, Springer, Lecture Notes in Computer Science 1123, 1:461-469, August 1996.
8. U. Sigmund and T. Ungerer. Identifying Bottlenecks in a Multithreaded Superscalar Processor. Europar 96 Conference, Springer, Lecture Notes in Computer Science 1123, 1:797-800, August 1996.
9. J. Silc, B. Robic, and T. Ungerer. Processor Architecture: From Dataflow to Superscalar and Beyond. Springer-Verlag, Heidelberg, 1999.
10. J. Smith, S. Weiss, and N. Pang. A Simulation Study of Decoupled Architecture Computers. IEEE Transactions on Computers, C-35(8):692-701, August 1986.
11. D. E. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous Multithreading: Maximizing On-Chip Parallelism. The 22nd Annual International Symposium on Computer Architecture, pages 392-403, June 1995.