Digital image filter design using evolvable hardware

Proceedings - Fourth Annual ACIS International Conference on Computer and Information Science, ICIS 2005

Volumn 2005, Issue , 2005, Pages 483-488

  Nirmal Kumar, P ^a   Suresh, S ^a   Raja Paul Perinbam, J ^a  

^a ANNA UNIVERSITY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER SIMULATION; EVOLUTIONARY ALGORITHMS; GAUSSIAN NOISE (ELECTRONIC); OPTICAL RESOLVING POWER; STATISTICAL METHODS;

BITMAP IMAGES; EVOLVABLE HARDWARE; IMAGE FILTERING; MEAN DIFFERENCE PER PIXEL;

IMAGE PROCESSING;

EID: 33746678672     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICIS.2005.56     Document Type: Conference Paper

References (15)

1. Tetsuya Higuchi, Masahiro Murakawa, Masaya Iwata, Isamu Kajitani, Weixin Liu and Mehrdad Salami, "Evolvable Hardware at Function Level", Proc. of the IEEE International Conference on Evolutionary Computation, Apr 1997, pp. 187-192.
2. Paul Layzell, "Reducing Hardware Evolution's Dependency on FPGAs", Proc. of the Seventh International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems (MicroNeuro '99), IEEE 1999, pp. 171-178.
3. David E. Goldberg, Genetic Algorithms in Search, Optimization and Machine Learning, Pearson Education, 1989.
4. G. Hollingworth, S. Smith, and A. Tyrrell, "Design of Highly Parallel Edge Detection Nodes using Evolutionary Techniques", Proc. of the 7th Euromicro Workshop on Parallel and Distributed Processing, IEEE 1999.
5. L. Sekanina, "Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware", Evolvable Systems: From Biology to Hardware: Fifth International Conference, ICES 2003, pp. 186-198.
6. L. Sekanina, "Image Filter Design with Evolvable Hardware", Applications of Evolutionary Computing-Proc. of the 4th Workshop on Evolutionary Computation in Image Analysis and Signal Processing (EvoIASP'02), Springer-Verlag, Berlin, 2002, pp. 255-266.
7. L. Sekanina, V. Drabek, "Automatic Design of Image Operators Using Evolvable Hardware", Proc. of the Fifth IEEE Design and Diagnostic of Electronic Circuits and Systems (DDECS'02), IEEE 2002, pp. 132-139.
8. Tetsuya Higuchi, Masaya Iwata, Didier Keymeulen, Hidenori Sakanashi, Masahiro Murakawa, Isamu Kajitani, Kenji Toda, Mehrad Salami, Nobuki Kajihara, and Nobuyuki Otsu, "Real-World Applications of Analog and Digital Evolvable Hardware", IEEE Transactions on Evolutionary Computation, VOL. 3, NO. 3, Sep1999, pp. 220-235.
9. Gordon Hollingworth, Steve Smith and Andy Tyrrell, "Safe Intrinsic Evolution of Virtex Devices", Proc. of the Second NASA/DoD Workshop on Evolvable Hardware, IEEE 2000, pp. 195-202.
10. L. Sekanina and Stepan Friedl, "On Routine Implementation of Virtual Evolvable Devices Using COMB06", Proc. of the 2004 NASA/DoD Conference on Evolution Hardware (EH'04), IEEE Computer Society, 2004.
11. Gerald R. Clark, "A Novel Function-Level EHW Architecture within Modern FPGAs", Proc. of the Congress on Evolutionary Computation (CEC 99), IEEE 1999.
12. L. Sekanina, "Towards Evolvable IP Cores for FPGAs", Proc. of the 2003 NASA/DoD Conference on Evolvable Hardware, Chicago, USA, 2003, IEEE Computer Society, pp. 145-154.
13. Tu Lei, Zhu Ming-Cheng and Wang Jing-Xia, "The Hardware Implementation of a Genetic Algorithm Model with FPGA", Proc. of the International Conference on Field-Programmable Technology (FPT), IEEE 2002.
14. nd1 NASA/DoD Workshop on Evolvable Hardware, Los Alamitos, CA, USA, 2000, IEEE Computer Society, pp. 143-150.
15. P. Martin, "A Hardware Implementation of a Genetic Programming System Using FPGAs and Handel-C", Genetic Programming and Evolvable Machines, 2(4), 2001, pp. 317-343.