Three-dimensional cache design exploration using 3DCacti

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn 2005, Issue , 2005, Pages 519-524

  Tsai, Yuh Fang ^a   Xie, Yuan ^a   Vijaykrishnan, N ^a   Irwin, Mary Jane ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIMULATION; ENERGY MODEL; GRANULARITY; THREE DIMENSIONAL INTEGRATED CIRCUITS (3D ICS);

COMPUTER SIMULATION; DELAY CIRCUITS; INTEGRATED CIRCUITS; MATHEMATICAL MODELS; PARAMETER ESTIMATION;

CACHE MEMORY;

EID: 33746603614     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2005.108     Document Type: Conference Paper

References (18)

1. Benini,L. and Micheli, G. D., "Networks on Chips: A New Soc Paradigm", Computer, Vol.35 No.01, 2002
2. X initiative, http://www.virtual-silicon.com/
3. Das, S., et al, "Technology, Performance, and computer-aided Design of Three-Dimensional integrated Circuits", ISPD, 2004
4. Deng, Y., et al, "2.5D System Integration: A Design Driven System Implementation Schema", ASP-DAC, 2004
5. Das, S., "Timing, Energy, and Thermal Performance of Three-Dimensional Integrated Circuits", GLSVLSI 2004
6. Black, B., et al, "3D Processing technology and Its Impact on IA32 Microprocessors", ICCD, 2004
7. Mayega, J., et al, "3D Direct Vertical Interconnect Microprocessors test Vehicle", GLVLSI, 2003
8. Jung, S.M., et al, "The Revolutionary and Truly 3-Dimentional 25F2 SRAM Technology with the Smallest S3 Cell, 0.16um2 and SSTFF for Ultra High Density SRAM", VLSI Technology Digest of Technical Papers, 2004
9. Shivakumar, P., et al, "Cacti 3.0: An Integrated Cache Timing, Power, and Area Model", Western Research Lab. Research Report, 2001/2.
10. Chen, K. N., et al, "Contact Resistance Measurement of Bonded Copper Interconnects for Three-Dimensional Integration Technology", IEEE Electron Devices Letters, 25 (1), 2004
11. Farland, G.," CMOS Technology Scaling and Its Impact On Cache Delay", Ph. D. Thesis, Stanford University, 1997
12. Zhang, K., et al, "A SRAM Design on 65nm CMOS technology with Integrated Leakage Reduction Scheme", IEEE Symp. On VLSI Circuits Digest of Technical Papers, 2004
13. Ieong, M, et al, "Three Dimensional CMOS Devices and Integrated Circuits", CICC, 2003
14. Lee,K.W., et al, "Three-Dimensional Shared Memory Fabricated Using Wafer Stacking Technology", IEDM, 2000
15. "HotSpot Thermal Modeling Simulator", http://lava.cs.virginia. edu/HotSpot/
16. nd Edition, Princeton-Hall publication, 2002
17. Mamidipaka, M., "Analytical Models for Leakage Power Estimation of Memory Array Structures", CODES+ISSS, 2004
18. Kang, Y. H., et al, "Fabrication and Characteristics of Novel Load PMOS SSTFT (Stacked Single-crystal Thin Film Transistor) for 3-dimentional SRAM Memory Cell ", SOI Conference, 2004