A VLSI for deskewing and fault tolerance in LVDS links

IEEE Transactions on Nuclear Science

Volumn 53, Issue 3, 2006, Pages 801-809

  Torralba, Gloria ^a,b   Angelov, Venelin ^a   González, Vicente ^b   Lindenstruth, Volker ^a   Sanchis, Enrique ^b  

^a UNIVERSITY OF HEIDELBERG   (Germany)

^b UNIVERSITY OF VALENCIA   (Spain)

Author keywords

Delay units; Fault tolerance; Granularity; Low voltage differential signaling (LVDS); Parallel links; Skew compensation

Indexed keywords

DELAY UNITS; GRANULARITY; LOW-VOLTAGE DIFFERENTIAL SIGNALING (LVDS); PARALLEL LINKS; SKEW COMPENSATION;

CMOS INTEGRATED CIRCUITS; DATA ACQUISITION; DATA TRANSFER; ELECTRIC POTENTIAL; FAULT TOLERANT COMPUTER SYSTEMS; VLSI CIRCUITS;

SIGNALING;

EID: 33746337609     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2006.874799     Document Type: Article

References (20)

1. IEEE Standard for Scalable Coherent Interface (SCI), 1596-1992, 1993, The IEEE.
2. U. Brüning, H. Fröning, P. R. Schulz, and L. Rzymianowicz, ATOLL: Performace and Cost Optimization of a SAN Interconnect Parallel and Distributed Computing and Systems (PDCS), Cambridge, MA, 2002 [Online]. Available: http://mufasa.informatik.uni-mannheim.de/
3. Myricom, [Online], Available: http://www.myri.com
4. ANSI/VITA 26-1998, Myrinet-on-VME Protocol Specification Standard, Myricom Homepage, [Online]. Available: http://www.myri.com/open-specs/myri-vme- d11.pdf
5. P1596.8 Parallel Links for the Scalable Coherent Interface, [Online]. Available: http://www.scizz1.com/P1596.8/index.html
6. IEEE Standard for Low Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), 1596.3-1996, 1996, The IEEE.
7. S. Rusu and G. Singer, "The First LA-64 Microprocessor," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1539-1544, Nov. 2000.
8. C. Y. Yang and S. I. Liu, "A one-wire approach for skew-compensating clock distribution based on bidirectional techniques," IEEE J. Solid-State Circuits, vol. 36, no. 2, pp. 266-272, Feb. 2001.
9. S. I. Liu, J. H. Lee, and H. W. Tsao, "Low-power clock-deskew buffer for high-speed digital circuits," IEEE J. Solid-State Circuits, vol. 34, no. 4, pp. 554-558, Apr. 1999.
10. G. K. Dehng, J. M. Hsu, C. Y. Yang, and S. I. Liu, "Clock-deskew buffer using a SAR-controlled delay-locked loop," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1128-1136, Aug. 2000.
11. B. Casper, A. Martin, J. E. Jaussi, J. Kennedy, and R. Mooney, "An 8-Gb/s simultaneous bidirectional link with on-die waveform capture," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2111-2120, Dec. 2003.
12. E. Yeung and M. A. Horowitz, "A 2.4-Gb/s/pin simultaneous bidirectional parallel link with per-pin skew compensation," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1619-1628, Nov. 2000.
13. A. Ohta, N. Higashisaka, T. Heima, T. Hisaka, H. Nakano, R. Ohmura, T. Takagi, and N. Tanino, "A 12-ps-resolution digital variable-delay macro cell on GaAs 100 K-gates gate array using a meshed air bridge structure," IEEE J. Solid-State Circuits, vol. 34, no. 1, pp. 33-41, Jan. 1999.
14. LC3 Specification, [Online]. Available: http://www.dolphin.no
15. Dolphin Interconnect, [Online]. Available: http://www.dolphinics.no
16. G. Torralba, "Design of a deskewing and fault tolerance switch for high speed double data rate LVDS links," Ph.D. dissertation, Univ. Valencia, Valencia, Spain, 2005 [Online]. Available: http://www.kip.uni- heidelberg.de/ti/publications/phd/2004GloriaTorralba.pdf
17. V. Lindenstruth and I. Kisel, "Overview of trigger systems," Nucl. Instr. and Meth. A, vol. 535, pp. 48-56, Dec. 2004.
18. V. Angelov, "The Sweet-16 processor," in Internal Communication. Heidelberg, Germany: Kirchhoff Inst. for Physics, Univ. Heidelberg, 2003.
19. F. Schuermann, "Exploring liquid computing in a hardware adaptation: construction and operation of a neural network experiment," Ph.D. dissertation, Kirchhoff Inst. for Physics, Univ. Heidelberg, Heidelberg, Germany, 2005.
20. "0.35 μm Analog Standard Cells." Austriamicrosystems, Schloss Premstaetten, Austria.