-
1
-
-
33745318358
-
A Parallel Implementation of Matrix Multiplication and LU factorization on the IBM 3090
-
book, Margaret Wright, ed. Stanford CA. 22-26 Aug., North Holland
-
R. C. Agarwal, F. G. Gustavson. A Parallel Implementation of Matrix Multiplication and LU factorization on the IBM 3090. Proceedings of the IFIP WG 2.5 Working Group on Aspects of Computation on Asychronous Parallel Processors, book, Margaret Wright, ed. Stanford CA. 22-26 Aug. 1988, North Holland, pp. 217-221.
-
(1988)
Proceedings of the IFIP WG 2.5 Working Group on Aspects of Computation on Asychronous Parallel Processors
, pp. 217-221
-
-
Agarwal, R.C.1
Gustavson, F.G.2
-
2
-
-
0028513316
-
Exploiting functional parallelism of POWER2 to design high-performance numerical algorithms
-
Sep.
-
R. C. Agarwal, F. G. Gustavson, M. Zubair. Exploiting functional parallelism of POWER2 to design high-performance numerical algorithms. IBM Journal of Research and Development, Vol. 38, No. 5, Sep. 1994, pp. 563-576.
-
(1994)
IBM Journal of Research and Development
, vol.38
, Issue.5
, pp. 563-576
-
-
Agarwal, R.C.1
Gustavson, F.G.2
Zubair, M.3
-
3
-
-
30544454248
-
A fully portable high performance minimal storage hybrid format cholesky algorithm
-
Rutherford Appleton Laboratory, Oxfordshire, UK
-
B.S. Andersen, J. Gunnels, F. Gustavson, J. Reid, and J. Waśniewski. A fully portable high performance minimal storage hybrid format cholesky algorithm. Technical Report RAL-TR-2004-017, Rutherford Appleton Laboratory, Oxfordshire, UK
-
Technical Report
, vol.RAL-TR-2004-017
-
-
Andersen, B.S.1
Gunnels, J.2
Gustavson, F.3
Reid, J.4
Waśniewski, J.5
-
4
-
-
33745312696
-
-
Informatics and Mathematical Modelling, Technical University of Denmark, DK-2800 Kongens Lyngby, Denmark
-
and IMM-Technical Report-2004-9 www.imm.dtu.dk/pubdb/views/publication. details.php?id-3173, Informatics and Mathematical Modelling, Technical University of Denmark, DK-2800 Kongens Lyngby, Denmark.
-
IMM-Technical Report-2004-9
-
-
-
6
-
-
21044454029
-
Design and exploitation of a high-performance SIMD floating-point unit for blue gene/L
-
March-May
-
S. Chatterjee et. al. Design and Exploitation of a High-performance SIMD Floating-point Unit for Blue Gene/L. IBM Journal of Research and Development, Vol. 49, No. 2-3, March-May 2005, pp. 377-391.
-
(2005)
IBM Journal of Research and Development
, vol.49
, Issue.2-3
, pp. 377-391
-
-
Chatterjee, S.1
-
7
-
-
1842832833
-
Recursive blocked algorithms and hybrid data structures for dense matrix library software
-
Mar.
-
E. Elmroth, F. G. Gustuvson, B. Kagstrom, and I. Jonsson. Recursive Blocked Algorithms and Hybrid Data Structures for Dense Matrix Library Software. SIAM Review, Vol. 46, No. 1, Mar. 2004, pp. 3,45.
-
(2004)
SIAM Review
, vol.46
, Issue.1
, pp. 3
-
-
Elmroth, E.1
Gustuvson, F.G.2
Kagstrom, B.3
Jonsson, I.4
-
8
-
-
33745303678
-
A new array format for symmetric and triangular matrices
-
in section of High Performance Linear Algebra Algorithms
-
J. A. Gunnels, F. G. Gustavson. A New Array Format for Symmetric and Triangular Matrices. This Lecture Notes in Computer Science, in section of High Performance Linear Algebra Algorithms.
-
Lecture Notes in Computer Science
-
-
Gunnels, J.A.1
Gustavson, F.G.2
-
10
-
-
0031273280
-
Recursion leads to automatic variable blocking for dense linear-algebra algorithms
-
Nov.
-
F. G. Gustavson. Recursion Leads to Automatic Variable Blocking for Dense Linear-Algebra Algorithms. IBM Journal of Research and Development, Vol. 41, No. 6, Nov. 1997, pp. 737,755.
-
(1997)
IBM Journal of Research and Development
, vol.41
, Issue.6
, pp. 737
-
-
Gustavson, F.G.1
-
11
-
-
0037230301
-
High performance linear algebra algorithms using new generalized data structures for matrices
-
Jan.
-
F. G. Gustavson High Performance Linear Algebra Algorithms using New Generalized Data Structures for Matrices. IBM Journal of Research and Development, Vol. 47, No. 1, Jan. 2003, pp. 31,55.
-
(2003)
IBM Journal of Research and Development
, vol.47
, Issue.1
, pp. 31
-
-
Gustavson, F.G.1
-
12
-
-
0042235298
-
Tiling, block data layout, and memory hierarchy performance
-
N. Park, B. Hong, V. K. Prasanna. Tiling, Block Data Layout, and Memory Hierarchy Performance. IEEE Trans. Parallel and Distributed Systems, 14(7):640-654, 2003.
-
(2003)
IEEE Trans. Parallel and Distributed Systems
, vol.14
, Issue.7
, pp. 640-654
-
-
Park, N.1
Hong, B.2
Prasanna, V.K.3
|