Two-path limited speculation method for static/dynamic optimization in multithreaded systems

Parallel and Distributed Computing, Applications and Technologies, PDCAT Proceedings

Volumn 2005, Issue , 2005, Pages 46-50

  Yokota, Takashi ^a   Saito, Moriyuki ^a   Furukawa, Fumihito ^a   Ootsu, Kanemitsu ^a   Baba, Takanobu ^a  

^a UTSUNOMIYA UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER APPLICATIONS; COMPUTER PROGRAM LISTINGS; COMPUTER SIMULATION; MICROPROCESSOR CHIPS; MULTITASKING; OPTIMIZATION; PARALLEL ALGORITHMS;

DYNAMIC OPTIMIZATION; MULTITHREADED SYSTEMS; SPECULATIVE MULTITHREADED CODES; TWO-PATH LIMITED SPECULATION METHOD;

DISTRIBUTED COMPUTER SYSTEMS;

EID: 33745173815     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PDCAT.2005.244     Document Type: Conference Paper

References (15)

1. T. Ball and J. R. Larus. Using paths to measure, explain, and enhance program behavior. Computer, 33(7):57-65, July 2000.
2. T. H. Heil and J. E. Smith. Selective dual path execution. Technical report, Dept. Electrical and Computer Engineering, University of Wisconsin - Madison, Nov. 1996.
3. J. Huang. http://www-mount.ee.umm.edu/~lilja/SIMCA/index.html.
4. Q. Jacobson, E. Rotenberg, and J. E. Smith. Path-based next trace prediction. In Proc. Micro-30, pages 14-22, Dec. 1997.
5. Q. Jacobson and J. E. Smith. Trace preconstruction. In Proc. ISCA 00, pages 37-46, 2000.
6. A. Klauser, A. Paithankar, and D. Grunwald. Selective eager execution on the PolyPath architecture. In Proc. ISCA-25, June 1998.
7. R. Nair. Dynamic path-base branch correlation. In Proc. Micro-28, pages 15-23, 1995.
8. S.S. Nemawarkar and G. R. Gao. Measurement and modeling of EARTH-MANNA multithreaded architecture. In Proc. MASCOTS '96, pages 109-114, 1996.
9. R. Rosner, Y. Almog, M. Moffie, N. Schwartz, and A. Mendelson. Power awareness through selective dynamically optimized traces. In Proc. ISCA31, pages 162-173, June 2004.
10. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multiscalar processors. In Proc. ISCA-22, pages 414-425, 1995.
11. J.-Y. Tsai, J. Huang, C. Amlo, D. J. Lilja, and P.-C. Yew. The superthreaded processor architecture. IEEE Trans. Comput., 48(9):881-902, 1999.
12. G. Tyson, K. Lick, and M. Farrens. Limited dual path execution. Technical Report CSE-TR-346-97, University of Michigan, 1997.
13. S. Wallace, B. Calder, and D. M. Tullsen. Threaded multiple path execution. In Proc. 25th ISCA, pages 238-249, 1998.
14. T.-Y. Yeh and Y. N. Patt. Two-level adaptive branch prediction. In Proc. MICRO-24, pages 51-61, 1991.
15. T. Yokota, M. Saito, F. Furukawa, K. Ootsu, and T. Baba. Prediction and execution methods of frequently executed two paths for speculative multithreading. In Proc. 16th IASTED PDCS 2004, pages 796-801, 2004.