Effective dynamic voltage scaling through CPU-boundedness detection

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3471 LNCS, Issue , 2005, Pages 135-149

  Hsu, Chung Hsing ^a   Feng, Wu Chun ^a  

^a LOS ALAMOS NATIONAL LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER PERIPHERAL EQUIPMENT; ELECTRIC POWER UTILIZATION; ENERGY CONSERVATION; REAL TIME SYSTEMS;

CPU FREQUENCY; DYNAMIC VOLTAGE SCALING (DVS); PERFORMANCE PENALTY; POWER-MANAGEMENT ALGORITHMS;

ELECTRIC POWER MEASUREMENT;

EID: 33745166997     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11574859_10     Document Type: Conference Paper

References (22)

1. J. Lorch and A. Smith. Improving dynamic voltage algorithms with PACE. International Conference on Measurement and Modeling of Computer Systems, June 2001.
2. A. Miyoshi, C. Lefurgy, E. Hensbergen, and R. Rajkumar. Critical power slope: Understanding the runtime effects of frequency scaling. International Conference on Supercomputing, June 2002.
3. W. Kim, J. Kim, and S. Min. Preemption-aware dynamic voltage scaling in hard real-time systems. International Symposium on Low Power Electronics and Design, August 2004.
4. C.-H. Hsu and U. Kremer. The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction. ACM SIGPLAN Conference on Programming Languages Design and Implementation, June 2003.
5. H. Li, C.-Y. Cher, T. Vijaykumar, and K. Roy. VSV: L2-miss-driven variable supply-voltage scaling for low power. International Symposium on Microarchitecture, December 2003.
6. K. Choi, R. Soma, and M. Pedram. Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ration of off-chip access to on-chip computation time. Design Automation and Test in Europe Conference, February 2004.
7. K. Choi, R. Soma, and M. Pedram. Dynamic voltage and frequency scaling based on workload decomposition. International Symposium on Low Power Electronics and Design, August 2004.
8. F. Yao, A. Demers, and S. Shenker. A scheduling model for reduced cpu energy. IEEE Annual Symposium on Foundations of Computer Science, October 1995.
9. T. Ishihara and H. Yasuura. Voltage scheduling problem for dynamically variable voltage processors. International Symposium on Low Power Electronics and Design, August 1998.
10. K. Seth, A. Anantaraman, F. Mueller, and E. Rotenberg. FAST: Frequency-aware static timing analysis. International Real-Time Systems Symposium, December 2003.
11. C.-H. Hsu, U. Kremer, and M. Hsiao. Compiler-directed dynamic frequency and voltage scheduling. Workshop on Power-Aware Computer Systems, November 2000.
12. T. H. Cormen, C. E. Leiserson, and R. L. Rivest. Introduction to Algorithms. MIT Press, Cambridge, MA, 1990.
13. N. Hirofumi, N. Naoya, and T. Katsuya. WT210/WT230 digital power meters. Yokogawa Technical Report 35, 2003.
14. The Standard Performance Evaluation Corporation. http://www.spec.org.
15. Sun Fire B100x Blade Server. http://www.sun.com/servers/entry/b100x/.
16. D. Grunwald, P. Levis, K. Farkas, C. Morrey III, and M. Neufeld. Policies for dynamic clock scheduling. Symposium on Operating System Design and Implementation, October 2000.
17. A. Varma, B. Ganesh, M. Sen, S. Choudhary, L. Srinivasan, and B. Jacob. A control-theoretic approach to dynamic voltage scaling. International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, October 2003.
18. N. AbouGhazaleh, D. Mossé, B. Childers, and R. Melhem. Toward the placement of power management points in real time applications. Workshop on Compilers and Operating Systems for Low Power, September 2001.
19. A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, and A. Nicolau. Profile-based dynamic voltage scheduling using program checkpoints in the COPPER framework. Design Automation and Test in Europe Conference, March 2002.
20. B. Childers, H. Tang, and R. Melhem. Adapting processor supply voltage to instruction-level parallelism. Kool Chips Workshop, December 2000.
21. C.-H. Hsu. Compiler-Directed Dynamic Voltage and Frequency Scaling for CPU Power and Energy Reduction. PhD thesis, Department of Computer Science, Rutgers University, New Brunswick, New Jersey, June 2003.
22. N. AbouGhazaleh, D. Mossé, B. Childers, R. Melhem, and M. Craven. Collaborative operating system and compiler power management for real-time applications. Real-Time Embedded Technology and Applications Symposium, May 2003.