Low complexity parallel chien search architecture for rs decoder

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 340-343

  Hu, Qingsheng ^a   Wang, Zhigong ^a   Zhang, Jun ^a   Xiao, Jie ^a  

^a SOUTHEAST UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

CHIEN SEARCH; GALOIS FIELDS; GF MULTIPLIER; GLOBAL OPTIMIZATION ALGORITHM; GROUP-BASED; LOW COMPLEXITY; MODULO 2; OPTIMIZATION SCHEME; REED SOLOMON;

DECODING; GLOBAL OPTIMIZATION;

OPTIMIZATION;

EID: 33745157734     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1464594     Document Type: Conference Paper

References (8)

1. Hanho Lee, "High-Speed VLSI Architecture for Parallel Reed-Solomon Decoder," IEEE Transactions on Very Large Integration (VLSI) Systems, vol.11, pp.288-294, April 2003.
2. Paar. C, "Optimized arithmetic for Reed-Solomon encoders," in Proc. 1997 IEEE International Symposium on Information Theory, Ulm Germany, 1997, pp. 250-255.
3. Hanho Lee, "An area-efficient Euclidean algorithm block for Reed-Solomon decoder," in Proc. IEEE Computer Society Annual Symposium on VLSI, 2003, pp. 209 - 210.
4. Hsie-Chia Chang, Chien-Ching Lin and Chen-Yi Lee, "A low-power Reed-Solomon decoder for STM-16 optical communications," in Proc. of 2002 IEEE Asia-Pacific Conference on ASIC, 2002, pp.351 - 354.
5. L.Song and K.K.Parhi, "Low complexity modified Mastrovito multipliers over finite fields GF (2m)," in Proc. of IEEE ISCAS, vol.1, Orlando, FL, May 1999, pp.508-512.
6. T.Zhang and K.K.Parhi, "Systematic design of original and modified Mastrovito multipliers for general irreducible polynomials," IEEE Trans .on Computers, vol.50, pp.734-749, July 2001.
7. Zhu Hai-kun, Shen Bo and Zhang Qian-ling, "Design of A High Performance Reed-Solomon Decoder with Switch Box Control Logic," in Proc. 4th International Conference on ASIC, 2001, pp.452 - 455.
8. Yanni Chen, Parhi and K.K., "Small area parallel Chien search architectures for long BCH codes," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.12, pp. 545 - 549, May 2004.