Aggressive loop fusion for improving locality and parallelism

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3758 LNCS, Issue , 2005, Pages 224-238

  Xue, Jingling ^a  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CACHE MEMORY; COMPUTER PROGRAMMING; DATA REDUCTION; DATA STORAGE EQUIPMENT; LOOP ANTENNAS; SUPERCOMPUTERS;

AUTOMATIC ARRAY COPYING; LOOP FUSION; LOOP FUSION ALGORITHMS; LOOP NESTS;

PARALLEL PROCESSING SYSTEMS;

EID: 33646694251     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11576235_28     Document Type: Conference Paper

References (13)

1. E. Anderson, Z. Bai, C. Bischof, S. Blackford, J. Demmel, J. Dongarra, J. Du Croz, A. Greenbaum, S. Hammarling, A. McKenney, and D. Sorensen. LAPACK User's Guide. SIAM, Philadelphia, 3rd edition, 1999.
2. The OpenMP Architecture Review Boards (ARB), http://www.openmp.org.
3. A. Darte. On the complexity of loop fusion. Parallel Computing, 29(6):1175-1193, 2000.
4. P. Feautrier. Parametric integer programming. Operations Research, 22:243-268, 1988.
5. P. Feautrier. Dataflow analysis for array and scalar references. Int. J. of Parallel Programming, 20(1):23-53, Feb. 1991.
6. N. Manjikian and T. S. Abdelrahman. Fusion of loops for parallelism and locality. IEEE Trans. on Parallel and Distributed Systems, 8(2):193-209, Feb. 1997.
7. W. Pugh. The Omega test: A fast and practical integer programming algorithm for dependence analysis. Comm. ACM, 35(8):102-114, Aug. 1992.
8. Y. Song and Z. Li. New tiling techniques to improve cache temporal locality. In ACM SIGPLAN'99 Conference on Programming Language Design and Implementation (PLDI'99), pages 215-228, May 1999.
9. M. J. Wolfe. More iteration space tiling. In Supercomputing '88, pages 655-664, Nov. 1989.
10. M. J. Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley, 1996.
11. J. Xue. On tiling as a loop transformation. Parallel Processing Letters, 7(4):409-424, 1997.
12. J. Xue. Loop Tiling for Parallelism. Kluwer Academic Publishers, Boston, 2000.
13. J. Xue, Q. Huang, and M. Guo. Enabling loop fusion and tiling for cache performance by fixing fusion-preventing data dependences. In International Conference on Parallel Processing, 2005.