Hybrid morphology processing unit architecture for moving object segmentation systems

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 42, Issue 3, 2006, Pages 241-255

  Chien, Shao Yi ^a   Hsieh, Bing Yu ^b   Huang, Yu Wen ^b   Ma, Shyh Yih ^c   Chen, Liang Gee ^a,d,e,f  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b MEDIATEK INC   (Taiwan)

^c Vivotek Inc   (Taiwan)

^d INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

^e IEEE   (Taiwan)

^f Industrial Technology Research Institute ^*  (Taiwan)

Author keywords

Hardware architecture; Morphological operations; Moving object segmentation; Video segmentation

Indexed keywords

CONTENT-BASED CODING SYSTEMS; HARDWARE ARCHITECTURE; OBJECT SEGMENTATION SYSTEMS; PROCESSING UNIT ARCHITECTURE;

ALGORITHMS; COMPUTATION THEORY; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; IMAGE COMPRESSION; MORPHOLOGY; REAL TIME SYSTEMS;

IMAGE SEGMENTATION;

EID: 33646534415     PISSN: 13875485     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11265-006-4185-1     Document Type: Article

References (20)

1. T. Sikora, "The MPEG-4 Video Standard Verification Model," IEEE Transactions on Circuits and Systems for Video Technology, vol. 7, no. 1, 1997, pp. 19-31.
2. MPEG Video Group, The MPEG-4 Video Standard Verification Model version 18.0, ISO/IEC JTC 1/SC 29/WG11 N3908, 2001.
3. S.-F. Chang, T. Sikora, and A. Puri, "Overview of the MPEG-7 Standard," IEEE Transactions on Circuits and Systems for Video Technology, vol. 11, no. 6, 2001, pp. 688-695.
4. MPEG Video Group, Annex F: Preprocessing and Postprocessing, ISO/IEC JTC 1/SC 29/WG11 N4350, 2001.
5. D. Zhang and G. Lu, "Segmentation of Moving Objects in Image Sequence: A Review," Circuits Systems Signal Processing, vol. 20, no. 3, 2001, pp. 143-183.
6. R. Mech and M. Wollborn, "A Noise Robust Method for 2D Shape Estimation of Moving Objects in Video Sequences Considering a Moving Camera," Signal Processing, vol. 66, 1998.
7. T. Meier and K.N. Ngan, "Automatic Segmentation of Moving Objects for Video Object Plane Generation," IEEE Transactions on Circuits and Systems for Video Technology, vol. 8, no. 5, 1998, pp. 525-538.
8. T. Meier and K.N. Ngan, "Video Segmentation for Content-based Coding," IEEE Transactions on Circuits and Systems for Video Technology, vol. 9, no. 8, 1999, pp. 1190-1203.
9. L. Vincent and P. Soille, "Watersheds in Digital Spaces: An Efficient Algorithm Based on Immersion Simulations," IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 13, no. 6, 1991, pp. 583-598.
10. D. Wang, "Unsupervised Video Segmentation Based on Watersheds and Temporal Tracking," IEEE Transactions on Circuits and Systems for Video Technology, vol. 8, no. 5, 1998, pp. 539-546.
11. M. Kim, J.G. Choi, H. Lee D. Kim, M.H. Lee, C. Ahn, and Y.-S. Ho, "A VOP Generation Tool: Automatic Segmentation of Moving Objects in Image Sequences Based on Spatio-temporal Information," IEEE Transactions on Circuits and Systems for Video Technology, vol. 9, no. 8, 1999, pp. 1216-1226.
12. S.-Y. Chien, S.-Y. Ma, and L.-G. Chen, "An Efficient Video Segmentation Algorithm for Real-time MPEG-4 Camera System," in Proc. of Visual Communication and Image Processing 2000, 2000, pp. 1087-1098.
13. S.-Y. Chien, S.-Y. Ma, and L.-G. Chen, "Efficient Moving Object Segmentation Algorithm Using Background Registration Technique," IEEE Transactions on Circuits and Systems for Video Technology, vol. 12, no. 7, 2002, pp. 577-586.
14. S.-Y. Chien, Y.-W Huang, S.-Y. Ma, and L.-G. Chen, "Efficient Video Segmentation on SIMD Architecture for Real-time MPEG-4 Systems," in Proc. of Workshop on Consumer Electronics 2000, 2000.
15. R.M. Haralick and L.G. Shapiro, Computer and Robot Vision, Addison Wesley, 1992.
16. J. Serra, Image Analysis and Mathematical Morphology, London: Academic Press, 1982.
17. K.I. Diamantaras and S.Y. Kung, "A Linear Systolic Array for Real-time Morphological Image Processing," Journal of VLSI Signal Processing, vol. 17, 1997.
18. M.-H. Sheu, J.-F. Wang, J.-S. Chen, A.-N. Suen, Y.-L. Jeang and J.-Y. Lee, "A Data-Reuse Architecture for Gray-Scale Morphologic Operations," IEEE Transactions on Circuits and Systems-II Analog and Digital Signal Processing, vol. 39, no. 10, 1992, pp. 753-756.
19. E.N. Malamas, A.G. Malamos, and T.A. Varvarigou, "Fast Implementation of Binary Morphological Operations on Hardware-efficient Systolic Architectures," Journal of VLSI Signal Processing, vol. 25, 2000.
20. S.-Y. Chien, S.-Y. Ma, and L.-G. Chen, "Partial-Result-Reuse Architecture and its Design Technique for Morphological Operations with Flat Structuring Elements," IEEE Transactions on Circuits and Systems for Video Technology, vol. 15, no. 9, 2005, pp. 1156-1169.