Self-calibrated quadrature generator for WLAN multistandard frequency synthesizer

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 5, 2006, Pages 1031-1041

  Valero Lopez, Ari Yakov ^b   Moon, Sung Tae ^c   Sánchez Sinencio, Edgar ^a,d  

^a IEEE

^b AGERE SYSTEMS   (United States)

^c INTEL CORPORATION   (United States)

^d TEXAS A AND M UNIVERSITY   (United States)

Author keywords

Frequency synthesizer; Quadrature generation; Wireless LAN

Indexed keywords

FREQUENCY SYNTHESIZER; QUADRATURE GENERATION; SIGE BICMOS TECHNOLOGY; WIRELESS LAN;

CALIBRATION; CMOS INTEGRATED CIRCUITS; ERROR ANALYSIS; NATURAL FREQUENCIES; OSCILLATORS (ELECTRONIC); RADIO;

LOCAL AREA NETWORKS;

EID: 33646425573     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.872712     Document Type: Article

References (15)

1. B. Razavi, RF Microelectronics. Englewood Cliffs, NJ: Prentice-Hall, 1998.
2. F. Behbahani, Y. Kishigami, J. Leete, and A. A. Abidi, "CMOS mixers and polyphase filters for large image rejection," IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 873-887, Jun. 2001.
3. J. Crols and M. S. J. Steyaert, "A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology," IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1483-1492, Dec. 1995.
4. F. O. Eynde et al., "Fully integrated chip SOC for bluetooth," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers. 2001, pp. 196-197.
5. J. P. Maligeorgos and J. R. Long, "A low-voltage 5.1-5.8-GHz imagereject receiver with wide dynamic range," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1917-1926, Dec. 2000.
6. R. A. Rofougaran, J. Rael, M. Rofougaran, and A. Abidi, "A 900 MHz CMOS LC oscillator with quadrature output," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 1996, pp. 392-393.
7. D. Lovelace and J. Durec, "A self calibrating quadrature generator with wide frequency range," in IEEE Radio Frequency Integrated Circuits (RFIC) Symp., Jun. 1997, pp. 147-151.
8. F. Behbahani, "An adjustable bipolar quadrature LO generator with an improved divide-by-2 stage," in Proc. Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Oct. 1996, pp. 157-160.
9. S. Navid, F. Behbahani, A. Fotowat, A. Hajimiri, R. Gaethke, and M. Delurio, "Level-locked loop: a technique for broadband quadrature signal generation," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 1997, pp. 411-414.
10. S. H. Wang, J. Gil, I. Kwon, H. K. Ahn, H. Shin, and B. Kim, "A 5-GHz band I/Q clock generator using a self-calibration technique," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2002, pp. 807-810.
11. P. Kinget, R. Melville, D. Long, and V. Gopinathan, "An injection-locking scheme for precision quadrature generation," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 845-851, Jul. 2002.
12. M. J. MeNutt, S. LeMarquis, and J. L. Dunkley, "Systematic capacitance matching errors and corrective layout procedures," IEEE J. Solid-State Circuits, vol. 29, no. 5, pp. 611-616, May 1994.
13. R. J. Van de Plassche and P. Baltus, "An 8-bit 100-MHz full Nyquist analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 23, no. 12, pp. 1334-1344, Dec. 1988.
14. J. Cowles and B. Gilbert, "A calibrated RF/IF monolithic vector analyzer," in IEEE MTT-S Int. Microwave Symp. Dig., May 2001, vol. 3, pp. 2163-2166.
15. Emira, A. Valdes-Garcia, B. Xia, A. N. Mohieldin, A. Y. Valero-Lopez, S. T. Moon, C. Xin, and E. Sánchez-Sinencio, "A dual-mode 802.11b/Bluetooth receiver in 0.25 μm BiCMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 153-154.