Deadlock prevention in the ÆTHEREAL protocol

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3725 LNCS, Issue , 2005, Pages 345-348

  Gebremichael, Biniam ^a   Vaandrager, Frits ^a   Zhang, Miaomiao ^a,c   Goossens, Kees ^b   Rijpkema, Edwin ^b   Rǎdulescu, Andrei ^b  

^a RADBOUD UNIVERSITY NIJMEGEN   (Netherlands)

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

^c TONGJI UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION SYSTEMS; COMPUTER HARDWARE DESCRIPTION LANGUAGES; MATHEMATICAL MODELS; NETWORK PROTOCOLS; PACKET NETWORKS; PACKET SWITCHING;

DEADLOCK PREVENTION; ON-CHIP PACKET SWITCHING; THEREAL PROTOCOL;

COMPUTER SYSTEM RECOVERY;

EID: 33646398309     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11560548_28     Document Type: Conference Paper

References (4)

1. J. Crow, S. Owre, J. Rushby, N. Shankar, and M. Srivas. A tutorial introduction to PVS. In Workshop on Industrial-Strength Formal Specification Techniques, Boca Raton, Florida, April 1995.
2. Om Prakash Gangwal, Andrei Rǎdulescu, Kees Goossens, Santiago Gonzalez Pestana, and Edwin Rijpkema. Building predictable systems on chip: An analysis of guaranteed communication in the æthereal network on chip. In P. van der Stok, editor, Philips Research Book Series, chapter 1. Kluwer, 2005.
3. B. Gebremichael, F. Vaandrager, and M. Zhang. Formal models of guaranteed and best-effort services for network on chip. Technical Report ICIS-R05016, Radboud University Nijmegen, 2005.
4. Kees Goossens, John Dielissen, and Andrei RǍdulescu. The æthereal network on chip: Concepts, architectures, and implementations. IEEE Design and Test of Computers, 22(5), Sept-Oct 2005. Special issue on Networks on Chip.