-
3
-
-
0000895310
-
m) yielding small complexity arithmetic circuit
-
m) Yielding Small Complexity Arithmetic circuit, IEEE Trans. on Computers, vol 47, 1998, 353-356.
-
(1998)
IEEE Trans. on Computers
, vol.47
, pp. 353-356
-
-
Drolet, G.1
-
4
-
-
35248871200
-
n)
-
n), In Workshop on Cryptographic Hardware and Embedded Systems(CHES'02), LNCS2523, (2002), 381-399.
-
(2002)
Workshop on Cryptographic Hardware and Embedded Systems(CHES'02)
, vol.LNCS2523
, pp. 381-399
-
-
Ernst, M.1
Jung, M.2
Madlener, P.3
Huss, S.4
Blümel, R.5
-
7
-
-
33645986801
-
Low-complexity bit-parallel canonical and normal basis multipliers for a class of finite fields
-
MIT, Cambridge, Massachusetts, August 16-21
-
C.K. Koc, and B. Sunar, Low-Complexity Bit-Parallel Canonical and Normal Basis Multipliers for a Class of Finite Fields, Proceeding of 1998 IEEE International Symposium on Information Theory, MIT, Cambridge, Massachusetts, August 16-21, 1998, 294-294.
-
(1998)
Proceeding of 1998 IEEE International Symposium on Information Theory
, pp. 294-294
-
-
Koc, C.K.1
Sunar, B.2
-
8
-
-
84968503742
-
Elliptic curve cryptosystems
-
N. Koblitz, Elliptic Curve Cryptosystems, Mathematics of Computation, vol. 48, 1987, 203-209.
-
(1987)
Mathematics of Computation
, vol.48
, pp. 203-209
-
-
Koblitz, N.1
-
9
-
-
84870502481
-
A new low complexity parallel multiplier for a class of finite fields
-
M. Leone, A New Low Complexity Parallel Multiplier for a Class of Finite Fields, In Workshop on Cryptographic Hardware and Embedded Systems(CHES'01), LNCS2162, (2001), 160-170.
-
(2001)
Workshop on Cryptographic Hardware and Embedded Systems(CHES'01)
, vol.LNCS2162
, pp. 160-170
-
-
Leone, M.1
-
10
-
-
85015402934
-
Use of elliptic curve cryptosystems
-
Advances in Cryptology, CRYPTO'85, H. C. Williams, Ed., Springer-Verlag
-
V. Miller, Use of Elliptic Curve Cryptosystems", Advances in Cryptology, CRYPTO'85, LNCS 218, H. C. Williams, Ed., Springer-Verlag, 1986, 417-426.
-
(1986)
LNCS
, vol.218
, pp. 417-426
-
-
Miller, V.1
-
11
-
-
0003720340
-
-
PhD thesis, (Engl. transl.), Institute for Experimental Mathematics, University of Essen, Essen, Germany, June
-
C. Paar, Efficient VLSI Architecture for Bit-Parallel Computation in Galois Fields, PhD thesis, (Engl. transl.), Institute for Experimental Mathematics, University of Essen, Essen, Germany, June 1994.
-
(1994)
Efficient VLSI Architecture for Bit-parallel Computation in Galois Fields
-
-
Paar, C.1
-
12
-
-
0028697639
-
4) based on special types of primitive polynomials
-
Trondheim, Norway, June 27-July 1
-
4) based on special types of primitive polynomials, In 1994 IEEE International Symposium on Information Theory, Trondheim, Norway, June 27-July 1 1994.
-
(1994)
1994 IEEE International Symposium on Information Theory
-
-
Paar, C.1
-
13
-
-
0000620374
-
A new architecture for a parallel finite fields multiplier with low complexity based on composite. fields
-
July
-
C. Paar, A new architecture for a parallel finite fields multiplier with Low Complexity Based on Composite. Fields, IEEE Trans. on Computers, vol45, no. 7, July 1996, 846-861.
-
(1996)
IEEE Trans. on Computers
, vol.45
, Issue.7
, pp. 846-861
-
-
Paar, C.1
-
14
-
-
0031998554
-
n)
-
February
-
n), IEEE Transactions on Computers, vol. 47, no. 2, February 1998, 162-170.
-
(1998)
IEEE Transactions on Computers
, vol.47
, Issue.2
, pp. 162-170
-
-
Paar, C.1
Fleischmann, P.2
Roelse, P.3
-
15
-
-
1542643573
-
m)
-
Acta Press, Cancun, Mexico, May
-
m), Proceedings of the International Conference on Computer Science and Technology - CST 2003, Acta Press, Cancun, Mexico, May 2003, 405-410.
-
(2003)
Proceedings of the International Conference on Computer Science and Technology - CST 2003
, pp. 405-410
-
-
Rodriguez-Henriquez, F.1
Koc, C.K.2
|