Bit-parallel finite field multipliers for irreducible trinomials

IEEE Transactions on Computers

Volumn 55, Issue 5, 2006, Pages 520-533

  Imaña, José Luis ^a   Sánchez, Juan Manuel ^b   Tirado, Francisco ^a  

^a UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^b UNIVERSITY OF EXTREMADURA   (Spain)

Author keywords

Canonical basis; Complexity; Cycles; Finite (or Galois) fields; Irreducible trinomials; Matrix decomposition; Multiplication; Permutation; Transpositions; Triangular basis

Indexed keywords

ALGORITHMS; CALCULATIONS; COMPUTATIONAL COMPLEXITY; MATRIX ALGEBRA; STATISTICAL METHODS;

CANONICAL BASIS MULTIPLICATION; FINITE FIELD MULTIPLIERS; IRREDUCIBLE TRINOMIALS; MATRIX DECOMPOSITION; PERMUTATION; TRANSPOSITIONAL METHOD; TRIANGULAR BASIS;

POLYNOMIALS;

EID: 33645854374     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2006.69     Document Type: Article

References (20)

1. m) Multiplication and Division over the Dual Basis," IEEE Trans. Computers, vol. 45, no. 3, pp. 319-327, Mar. 1996.
2. A. Halbutogullari and Ç.K. Koç, "Mastrovito Multiplier for General Irreducible Polynomials," Applied Algebra, Algebraic Algorithms, and Error-Correcting Codes, pp. 498-507, 1999.
3. A. Halbutogullari and Ç.K. Koç, "Mastrovito Multiplier for General Irreducible Polynomials," IEEE Trans. Computers, vol. 49, no. 5, pp. 503-518, May 2000.
4. m)," IEEE Trans. Computers, vol. 47, no. 9, pp. 960-970, Sept. 1998.
5. M.A. Hasan and V.K. Bhargava, "Architecture for a Low Complexity Rate-Adaptive Reed-Solomon Encoder," IEEE Trans. Computers, vol. 44, no. 6, pp. 938-942, June 1995.
6. m)," IEEE Trans. Computers, vol. 41, no. 8, pp. 962-971, Aug. 1992.
7. M.A. Hasan, M.Z. Wang, and V.K. Bhargava, "A Modified Massey-Omura Parallel Multiplier for a Class of Finite Fields," IEEE Trans. Computers, vol. 42, no. 10, pp. 1278-1280, Oct. 1993.
8. m)," Proc. 13th Int'l Conf. Field Programmable Logic and Applications, pp. 1127-1130, 2003.
9. m)," Information and Computation, vol. 83, pp. 21-40, 1989.
10. Ç.K. Koç and B. Sunar, "Low-Complexity Bit-Parallel Canonical and Normal Basis Multipliers for a Class of Finite Fields," IEEE Trans. Computers, vol. 47, no. 3, pp. 353-356, Mar. 1998.
11. R. Lidl and H. Niederreiter, Introduction to Finite Fields and Their Applications. New York: Cambridge Univ. Press, 1994.
12. m)," Proc. Sixth Int'l Conf. Applied Algebra, Algebraic Algorithms, and Error-Correcting Codes (AAECC-6), pp. 297-309, July 1988.
13. Applications of Finite Fields, A.J. Menezes, ed. Boston: Kluwer Academic, 1993.
14. J. Omura and J. Massey, "Computational Method and Apparatus for Finite Field Arithmetic," US Patent Number 4,587,627, May 1986.
15. K.K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. John Wiley & Sons, 1999.
16. A. Reyhani-Masoleh and M.A. Hasan, "On Low Complexity Bit Parallel Polynomial Basis Multipliers," Proc. Workshop on Cryptographic Hardware and Embedded Systems (CHES 2003), pp. 189-202, 2003.
17. B. Sunar and Ç.K. Koç, "Mastrovito Multiplier for All Trinomials," IEEE Trans. Computers, vol. 48, no. 5, pp. 522-527, May 1999.
18. H. Wu, "Bit-Parallel Finite Field Multiplier and Squarer Using Polynomial Basis," IEEE Trans. Computers, vol. 51, no. 7, pp. 750-758, July 2002.
19. H. Wu and M.A. Hasan, "Low-Complexity Bit-Parallel Multipliers for a Class of Finite Fields," IEEE Trans. Computers, vol. 47, no. 8, pp. 883-887, Aug. 1998.
20. T. Zhang and K.K. Parhi, "Systematic Design of Original and Modified Mastrovito Multipliers for General Irreducible Polynomials," IEEE Trans. Computers, vol. 50, no. 7, pp. 734-749, July 2001.