A new reconfigurable-oriented method for canonical basis multiplication over a class of finite fields GF(2m)

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 1127-1130

  Imaña, José Luis ^a   Sánchez, Juan Manuel ^b  

^a UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^b UNIVERSITY OF EXTREMADURA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

SYSTOLIC ARRAYS;

ALL-ONE POLYNOMIAL; AREA REQUIREMENT; BIT-PARALLEL; CANONICAL BASIS; FINITE FIELDS; RECONFIGURABLE; THEORETICAL COMPLEXITY;

RECONFIGURABLE HARDWARE;

EID: 35248860772     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45234-8_136     Document Type: Article

References (9)

1. Menezes, A.J. (ed.): Applications of Finite Fields. Kluwer Academic (1993)
2. m). Information and Computation, Vol.83 (1989) 21-40
3. Halbutogullari, A., Koç, Ç.K.: Mastrovito Multiplier for General Irreducible Polynomials. IEEE Trans. Computers, Vol.49, No.5 (2000) 503-518
4. m). IEEE Trans. Computers, Vol.41, No.8 (1992) 962-971
5. Koç, Ç.K., Sunar, B.: Low-Complexity Bit-Parallel Canonical and Normal Basis Multipliers for a class of Finite Fields. IEEE Trans. Computers, Vol.47, No.3 (1998) 353-356
6. Zhang, T., Parhi, K.K.: Systematic Design of Original and Modified Mastrovito Multipliers for General Irreducible polynomials. IEEE Trans. Computers, Vol.50, No.7 (2001) 734-749
7. m) generados por AOPs orientado a hardware reconfigurable. II Jornadas sobre Computación Reconfigurable y Aplicaciones, JCRA (2002) 215-220
8. m) with Reconfigurable Hardware. Acta Applicandae Mathematicae, Vol.73, No.3. Kluwer Academic Publishers (2002) 337-356
9. Kao, C.C., Lai, Y.T.: A Routability Driven Technology Mapping Algorithm for LUT Based FPGA Designs. IEICE Trans. Fundamentals, Vol.E84-A, No.11 (2001) 2690-2696