A 1 v phase locked loop with leakage compensation in 0.13 μm CMOS technology

IEICE Transactions on Electronics

Volumn E89-C, Issue 3, 2006, Pages 295-299

  Chuang, Chi Nan ^a   Liu, Shen Iuan ^a,b  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b IEEE   (Taiwan)

Author keywords

Charge pump; Divider; Loop filter; Phase frequency detector; VCO

Indexed keywords

CAPACITORS; ERROR COMPENSATION; FREQUENCY DIVIDING CIRCUITS; LEAKAGE CURRENTS; PHASE LOCKED LOOPS; THRESHOLD VOLTAGE; VARIABLE FREQUENCY OSCILLATORS;

CHARGE PUMPS; DIVIDERS; LOOP FILTERS; PHASE-FREQUENCY DETECTORS;

CMOS INTEGRATED CIRCUITS;

EID: 33645794237     PISSN: 09168524     EISSN: 17451353     Source Type: Journal    
DOI: 10.1093/ietele/e89-c.3.295     Document Type: Article

References (7)

1. A. Abdollahi, F. Fallah, and M. Pedram, "Leakage current reduction in CMOS VLSI circuits by input vector control," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.12, no.2, pp. 140-153, Feb. 2004.
2. B. Majkusiak, "Gate tunnel current in an MOS transistor," IEEE Trans. Electron Devices, vol.37, no.4, pp. 1087-1092, April 1990.
3. J. Pineda de Gyvez and H.P. Tuinhout, "Threshold voltage mismatch and intra-die leakage current in digital CMOS circuits," IEEE J. Solid-State Circuits, vol.39, no.1, pp.157-168, Jan. 2004.
4. L.S.Y. Wong, S. Hossain, A. Ta, J. Edvinsson, D.H. Rivas, and H. Naas, "A very low-power CMOS mixed-signal IC for implantable pacemaker applications," IEEE J. Solid-State Circuits, vol.39, no. 12, pp.2446-2456, Dec. 2004.
5. R. Holzer, "A 1V CMOS PLL designed in high-leakage CMOS process operating at 10-700 MHz," IEEE International Solid-State Circuits Conference, pp.272-273, Feb. 2002.
6. I. Hwang, C. Kim, and S.M. Kang, "A CMOS self-regulating VCO with low supply sensitivity," IEEE J. Solid-State Circuits, vol.39, no.1, pp.42-48, Jan. 2004.
7. C.Y. Yang and S.I. Liu, "Fast-switching frequency synthesizer with a discriminator-aided phase detector," IEEE J. Solid-State Circuits, vol.39, no.10, pp.1445-1452, Oct. 2000.