Design and analysis of a low-power discrete phase modulator in a 0.13-μm logic CMOS process

IEEE Microwave and Wireless Components Letters

Volumn 16, Issue 3, 2006, Pages 137-139

  Yang, Xiuge ^a,b   Lin, Jenshan ^a,b  

^a IEEE   (United States)

^b University of Florida   (United States)

Author keywords

Complementary metal oxide semiconductor (CMOS); Constant envelope; Low power; Modulator; Phase shift; Software defined radio (SDR)

Indexed keywords

COMPLEMENTARY METAL OXIDE SEMICONDUCTOR (CMOS); CONSTANT ENVELOPE; LOW POWER; MODULATOR; SOFTWARE DEFINED RADIO (SDR);

CMOS INTEGRATED CIRCUITS; COMPUTER SOFTWARE; LOGIC DESIGN; MICROPROCESSOR CHIPS; PHASE MODULATION;

MODULATORS;

EID: 33644991748     PISSN: 15311309     EISSN: None     Source Type: Journal    
DOI: 10.1109/LMWC.2006.869797     Document Type: Article

References (6)

1. E. H. Callaway Jr., Wireless Sensor Networks: Architectures and Protocols. New York: Auerbach, 2003.
2. X. Yang, J. Lin, K. K. O, and J. Brewer, "Design and analysis of a low-power constant envelope phase shift modulator," in Proc. IEEE Radio Wireless Conf., Sep. 2004, pp. 363-366.
3. S. Pasupathy, "Minimum Shift Keying: A spectrally efficient modulation," IEEE Commun. Mag., vol. 17, no. 4, pp. 14-22, Jul. 1979.
4. U. Singh and M. Green, "Dynamics of high-frequency CMOS dividers," in Proc. IEEE Int. Symp. Circuits Syst., vol. 5, 2002, pp. V-421-V-424.
5. J. Savoj and B. Razavi, High-Speed CMOS Circuits for Optical Receivers. Norwell, MA: Kluwer, 2001.
6. High-Speed Physical Layer in the 5 GHz Band, IEEE Std. 802.11a, 1999.