Dynamic voltage scaling of mixed task sets in priority-driven systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 3, 2006, Pages 438-453

  Shin, Dongkun ^a,b,d   Kim, Jihong ^a,c,d  

^a IEEE   (South Korea)

^b SAMSUNG Electronics   (South Korea)

^c Seoul National University   (South Korea)

^d ASSOCIATION FOR COMPUTING MACHINERY   (United States)

Author keywords

Dynamic voltage sealing; Low power design; Mixed task systems; Real time systems; Task scheduling

Indexed keywords

DYNAMIC VOLTAGE SEALING (DVS); LOW-POWER DESIGN; MIXED TASK SYSTEMS; TASK SCHEDULING;

ALGORITHMS; ENERGY UTILIZATION; REAL TIME SYSTEMS; SCHEDULING; SET THEORY;

ELECTRIC POTENTIAL;

EID: 33244490352     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.853706     Document Type: Article

References (25)

1. J. K. Strosnider, J. P. Lehoczky, and L. Sha, "The deferrable server algorithm for enhanced aperiodic responsiveness in hard real-time environments," IEEE Trans. Comput., vol. 44, no. 1, pp. 73-91, Jan. 1995.
2. B. Sprunt, L. Sha, and J. P. Lehoczky, "Aperiodic task scheduling for hard real-time systems," J. Real-Time Syst., vol. 1, no. 1. pp. 27-60, 1989.
3. M. Spuri and G. Buttazzo, "Scheduling aperiodic tasks in dynamic priority systems," J. Real-Time Syst., vol. 10, no. 2, pp. 179-210, 1996.
4. L. Abeni and G. Buttazzo, "Integrating multimedia applications in hard real-time systems," in Proc. IEEE Real-Time Systems Symp., Madrid, Spain, 1998, pp. 4-13.
5. J. W. S. Liu, Real-Time Systems. Upper Saddle River, NJ: Prentice-Hall, 2000.
6. W. Kim, D. Shin, H.-S. Yun, J. Kim, and S. L. Min, "Performance comparison of dynamic voltage scaling algorithms for hard real-time systems," in Proc. IEEE Real-Time and Embedded Technology and Applications Symp., San Jose, CA, 2002, pp. 219-228.
7. Y. Shin and K. Choi, "Power conscious fixed priority scheduling for hard real-time systems," in Proc. Design Automation Conf., New Orleans, LA, 1999, pp. 134-139.
8. H. Aydin, R. Melhem, D. Mosse, and P. M. Alvarez, "Dynamic and aggressive scheduling techniques for power-aware real-time systems," in Proc. IEEE Real-Time Systems Symp., London, U.K., 2001, pp. 95-106.
9. P. Pillai and K. G. Shin, "Real-time dynamic voltage scaling for low-power embedded operating systems," in Proc. ACM Symp. Operating Systems Principles, Banff, Canada, 2001, pp. 89-102.
10. W. Kim, J. Kim, and S. L. Min, "A dynamic voltage scaling algorithm for dynamic-priority hard real-time systems using slack time analysis," in Proc. Design Automation and Test Europe, Paris, France, 2002, pp. 788-794.
11. D. Shin and J. Kim, "Dynamic voltage scaling of periodic and aperiodic tasks in priority-driven systems," in Proc. Asia and South Pacific Design Automation Conf., Yokohama, Japan, 2004, pp. 653-658.
12. J. P. Lehoczky and S. Ramos-Thuel, "An optimal algorithm for scheduling soft-aperiodic tasks in fixed priority preemptive systems," in Proc. IEEE Real-Time Systems Symp., Phoenix, AZ, 1992, pp. 110-123.
13. W. Yuan and K. Nahrstedt, "Integration of dynamic voltage scaling and soft real-time scheduling for open mobile systems," in Proc. Int. Work-shop Network and Operating Systems Support Digital Audio and Video, Miami Beach, FL, 2002, pp. 105-114.
14. Y. Doh, D. Kim, Y.-H. Lee, and C. M. Krishna, "Constrained energy allocation for mixed hard and soft real-time tasks," in Proc, Int. Conf. Real-Time and Embedded Computing Systems and Applications, Tainan, Taiwan, 2003, pp. 533-550.
15. H. Aydin and Q. Yang, "Energy-responsiveness tradeoffs for real-time systems with mixed workload," in Proc. 10th IEEE Real-time and Embedded Technology and Applications Symp., Toronto, Canada, 2004, pp. 74-83.
16. K. Seth, A. Anantaraman, F. Mueller, and E. Rotenberg, "FAST: Frequency-aware static timing analysis," in Proc. 24th IEEE Int. Real-Time Systems Symp., Cancun, Mexico, 2003, pp. 40-51.
17. W.-C. Kwon and T. Kim, "Optimal voltage allocation techniques for dynamically variable voltage processors," in Proc. 40th Design Automation Conf., Anaheim, CA, 2003, pp. 125-130.
18. Transmeta Crusoe. [Online]. Available: http://www.transmeta.com/crusoe/ longrun.html
19. AMD, Inc., AMD PowerNow Technology, 2000.
20. Intel, Inc., The Intel(R) XScale(TM) Microarchitecture Technical Summary, 2000.
21. R. Hamburgen, D. Wallach, M. Viredaz, L. Brakmo, C. Waldspurger, J. Bartlett, T. Mann, and K. Farkas, "Itsy: Stretching the bounds of mobile computing," IEEE Computer, vol. 34, no. 4, pp. 28-36, Apr. 2001.
22. W. Kim, J. Kim, and S. L. Min, "Preemption-aware dynamic voltage scaling in hard real-time systems," in Five, Int. Symp. Low Power Electronics and Design (ISLPED), Newport Beach, CA, 2004, pp. 393-398.
23. M. A. Viredaz and D. A. Wallach, "Power evaluation of a handheld computer," IEEE Micro, vol. 23, no. 1, pp. 66-74, Jan./Feb. 2003.
24. L. Benini, A. Bogliolo, and G. De Micheli, "A survey of design techniques for system-level dynamic power management," IEEE Trans. Very Large Scale (VLSI) Integr. Syst., vol. 8, no. 3, pp. 299-316, Jun. 2000.
25. C. Rusu, R. Melhem, and D. L. Mosse, "Maximizing the system value while satisfying time and energy constraints," IBM J. Res. Develop., vol. 47, no. 5/6, pp. 689-702, 2003.