-
1
-
-
0001178022
-
MOCHA: Modularity in model checking
-
Alur, R., Henzinger, T. A., Mang, F. Y. C., Qadeer, S., Rajamani, S. K., Tasiran, S.: MOCHA: Modularity in Model Checking, Computer Aided Verification, 1427, 1998.
-
(1998)
Computer Aided Verification
, pp. 1427
-
-
Alur, R.1
Henzinger, T.A.2
Mang, F.Y.C.3
Qadeer, S.4
Rajamani, S.K.5
Tasiran, S.6
-
2
-
-
0034558156
-
TAME: Using PVS strategies for special-purpose theorem proving
-
Archer, M.: TAME: Using PVS Strategies for Special-Purpose Theorem Proving, Annals of Mathematics and Artificial Intelligence, 29(1-4), 2000, 201-232.
-
(2000)
Annals of Mathematics and Artificial Intelligence
, vol.29
, Issue.1-4
, pp. 201-232
-
-
Archer, M.1
-
3
-
-
0036684262
-
Proving invariants of I/O automata with TAME
-
ISSN 0928-8910
-
Archer, M., Heitmeyer, C., Riccobene, E.: Proving Invariants of I/O Automata with TAME, Automated Software Engg., 9(3), 2002, 201-232, ISSN 0928-8910.
-
(2002)
Automated Software Engg.
, vol.9
, Issue.3
, pp. 201-232
-
-
Archer, M.1
Heitmeyer, C.2
Riccobene, E.3
-
5
-
-
26444526913
-
A tutorial on UPPAAL
-
(M. Bernardo, F. Corradini, Eds.), number 3185 in LNCS, Springer-Verlag, September
-
Behrmann, G., David, A., Larsen, K. G.: A Tutorial on UPPAAL, Formal Methods for the Design of Real-Time Systems: 4th International School on Formal Methods for the Design of Computer, Communication, and Software Systems, SFM-RT2004 (M. Bernardo, F. Corradini, Eds.), number 3185 in LNCS, Springer-Verlag, September 2004.
-
(2004)
Formal Methods for the Design of Real-time Systems: 4th International School on Formal Methods for the Design of Computer, Communication, and Software Systems, SFM-RT2004
-
-
Behrmann, G.1
David, A.2
Larsen, K.G.3
-
6
-
-
84958751994
-
ICS: Integrated canonizer and solver
-
(G. Berry, H. Comon, A. Finkel, Eds.), Springer, ISBN 3-540-42345-1
-
Filliâtre, J.-C., Owre, S., Rueß, H., Shankar, N.: ICS: Integrated Canonizer and Solver., CAV (G. Berry, H. Comon, A. Finkel, Eds.), 2102, Springer, 2001, ISBN 3-540-42345-1.
-
(2001)
CAV
, pp. 2102
-
-
Filliâtre, J.-C.1
Owre, S.2
Rueß, H.3
Shankar, N.4
-
7
-
-
10444268687
-
-
Technical Report SRI-CSL-03-05, Computer Science Laboratory, SRI International, Menlo Park, CA, October
-
Formal Methods Program: Formal Methods Roadmap: PVS, ICS, and SAL, Technical Report SRI-CSL-03-05, Computer Science Laboratory, SRI International, Menlo Park, CA, October 2003.
-
(2003)
Formal Methods Roadmap: PVS, ICS, and SAL
-
-
-
8
-
-
0002998920
-
Property preserving abstraction under parallel composition
-
(M.-C. Gaudel, J.-P. Jouannaud, Eds.), number 668 in LNCS, Springer-Verlag
-
Graf, S., Loiseaux, C: Property Preserving Abstraction under Parallel Composition, in: TAPSOFT'93 (M.-C. Gaudel, J.-P. Jouannaud, Eds.), number 668 in LNCS, Springer-Verlag, 1993, 644-657.
-
(1993)
TAPSOFT'93
, pp. 644-657
-
-
Graf, S.1
Loiseaux, C.2
-
9
-
-
4644299034
-
-
Technical Report 5546-98-8180, Naval Research Laboratory, April
-
Heitmeyer, C., Archer, M.: Mechanical Verification of Timed Automata: A Case Study, Technical Report 5546-98-8180, Naval Research Laboratory, April 1998.
-
(1998)
Mechanical Verification of Timed Automata: A Case Study
-
-
Heitmeyer, C.1
Archer, M.2
-
10
-
-
84863906471
-
SCR*: A toolset for specifying and analyzing software requirements
-
Springer, ISSN 0302-9743
-
Heitmeyer, C., Kirby, J., Labaw, B., Bharadwaj, R.: SCR*: A Toolset for Specifying and Analyzing Software Requirements, Proc. 10th Int. Conf. Computer Aided Verification (CAV'98), Vancouver, BC, Canada, June-July 1998, 1427, Springer, 1998, ISSN 0302-9743.
-
(1998)
Proc. 10th Int. Conf. Computer Aided Verification (CAV'98), Vancouver, BC, Canada, June-July 1998
, pp. 1427
-
-
Heitmeyer, C.1
Kirby, J.2
Labaw, B.3
Bharadwaj, R.4
-
11
-
-
84896693115
-
UPPAAL in a nutshell
-
Larsen, K. G., Pettersson, P., Yi, W.: UPPAAL in a Nutshell, International Journal on Software Tools for Technology Transfer, 1(1-2), 1997, 134-152.
-
(1997)
International Journal on Software Tools for Technology Transfer
, vol.1
, Issue.1-2
, pp. 134-152
-
-
Larsen, K.G.1
Pettersson, P.2
Yi, W.3
-
12
-
-
9644282424
-
-
Master Thesis, Dept. of Electrical Eng., Univ. of Toronto, Canada, January
-
Lawford, M.: Transformational Equivalence of Timed Transition Models, Master Thesis, Dept. of Electrical Eng., Univ. of Toronto, Canada, January 1992.
-
(1992)
Transformational Equivalence of Timed Transition Models
-
-
Lawford, M.1
-
13
-
-
10444234871
-
-
Ph.D. Thesis, Dept. of Elec. & Comp. Eng., Univ. of Toronto, Canada, January
-
Lawford, M.: Model Reduction of Discrete Real-Time Systems, Ph.D. Thesis, Dept. of Elec. & Comp. Eng., Univ. of Toronto, Canada, January 1997.
-
(1997)
Model Reduction of Discrete Real-time Systems
-
-
Lawford, M.1
-
14
-
-
10444247160
-
Model reduction of modules for state-event temporal logics
-
(R. Gotzhein, J. Bredereke, Eds.), Chapman & Hall
-
Lawford, M., Ostroff, J., Wonham, W.: Model reduction of modules for state-event temporal logics, in: Formal Description Techniques IX: Theory, application and tools, Proceedings of FORTE/PSTV'96 (R. Gotzhein, J. Bredereke, Eds.), Chapman & Hall, 1996, 263-278.
-
(1996)
Formal Description Techniques IX: Theory, Application and Tools, Proceedings of FORTE/PSTV'96
, pp. 263-278
-
-
Lawford, M.1
Ostroff, J.2
Wonham, W.3
-
15
-
-
0029344357
-
Equivalence preserving transformations of timed transition models
-
July
-
Lawford, M., Wonham, W.: Equivalence Preserving Transformations of Timed Transition Models, IEEE Transactions Automatic Control, 40, July 1995, 1167-1179.
-
(1995)
IEEE Transactions Automatic Control
, vol.40
, pp. 1167-1179
-
-
Lawford, M.1
Wonham, W.2
-
17
-
-
0001383866
-
An introduction to input/output automata
-
September
-
Lynch, N., Tuttle, M.: An Introduction to Input/Output automata, CWI-Quarterly, 2(3), September 1989, 219-246.
-
(1989)
CWI-quarterly
, vol.2
, Issue.3
, pp. 219-246
-
-
Lynch, N.1
Tuttle, M.2
-
18
-
-
0002658813
-
Forward and backward simulations II.: Timing-based systems
-
ISSN 0890-5401
-
Lynch, N., Vaandrager, F.: Forward and backward simulations II.: timing-based systems, Inf. Comput., 128(1), 1996, 1-25, ISSN 0890-5401.
-
(1996)
Inf. Comput.
, vol.128
, Issue.1
, pp. 1-25
-
-
Lynch, N.1
Vaandrager, F.2
-
19
-
-
24144450402
-
STeP: The stanford temporal prover
-
Manna, Z., Bjorner, N., Browne, A., Chang, E. Y., Colon, M., de Alfaro, L., Devarajan, H., Kapur, A., Lee, J., Sipma, H., Uribe, T. E.: STeP: The Stanford Temporal Prover, TAPSOFT, 1995.
-
(1995)
TAPSOFT
-
-
Manna, Z.1
Bjorner, N.2
Browne, A.3
Chang, E.Y.4
Colon, M.5
De Alfaro, L.6
Devarajan, H.7
Kapur, A.8
Lee, J.9
Sipma, H.10
Uribe, T.E.11
-
22
-
-
14744281167
-
SAL 2
-
(R. Alur, D. A. Peled, Eds.), Springer-Verlag Heidelberg, Boston, MA, USA, July
-
de Moura, L., Owre, S., Ruess, H., Rushby, J., Shankar, N., Sorea, M., Tiwari, A.: SAL 2, Computer Aided Verification: 16th International Conference, CAV 2004 (R. Alur, D. A. Peled, Eds.), 3114, Springer-Verlag Heidelberg, Boston, MA, USA, July 2004.
-
(2004)
Computer Aided Verification: 16th International Conference, CAV 2004
, pp. 3114
-
-
De Moura, L.1
Owre, S.2
Ruess, H.3
Rushby, J.4
Shankar, N.5
Sorea, M.6
Tiwari, A.7
-
23
-
-
0003798342
-
-
RSP, Research Studies Press/Wiley, Taunton, UK
-
Ostroff, J.: Temporal Logic for Real-Time Systems, RSP, Research Studies Press/Wiley, 1989, Taunton, UK.
-
(1989)
Temporal Logic for Real-time Systems
-
-
Ostroff, J.1
-
25
-
-
0031146658
-
A visual toolset for the design of real-time discrete-event systems
-
Ostroff, J.: A visual toolset for the design of real-time discrete-event systems, IEEE Transactions on Control Systems Technology, 5(3), 1997, 320-337.
-
(1997)
IEEE Transactions on Control Systems Technology
, vol.5
, Issue.3
, pp. 320-337
-
-
Ostroff, J.1
-
26
-
-
0025413898
-
A framework for real-time discrete event control
-
April
-
Ostroff, J., Wonham, W.: A Framework for Real-Time Discrete Event Control, IEEE Transactions on Automatic Control, 35(4), April 1990, 386-397.
-
(1990)
IEEE Transactions on Automatic Control
, vol.35
, Issue.4
, pp. 386-397
-
-
Ostroff, J.1
Wonham, W.2
-
28
-
-
0029251055
-
Formal verification for fault-tolerant architectures: Prolegomena to the design of PVS
-
February
-
Owre, S., Rushby, J., Shankar, N., von Henke, F.: Formal Verification for Fault-Tolerant Architectures: Prolegomena to the Design of PVS, IEEE Transactions on Software Engineering, 21(2), February 1995, 107-125.
-
(1995)
IEEE Transactions on Software Engineering
, vol.21
, Issue.2
, pp. 107-125
-
-
Owre, S.1
Rushby, J.2
Shankar, N.3
Von Henke, F.4
-
30
-
-
0022092438
-
The complexity of prepositional linear temporal logic
-
Sistla, A., Clarke, E.: The complexity of prepositional linear temporal logic, J. ACM, 32, 1985, 733-749.
-
(1985)
J. ACM
, vol.32
, pp. 733-749
-
-
Sistla, A.1
Clarke, E.2
-
31
-
-
21244465901
-
Formal verification of timed systems: A survey and perspective
-
August
-
Wang, F.: Formal Verification of Timed Systems: A Survey and Perspective, Proceedings of the IEEE, 92(8), August 2004, 1283-1305.
-
(2004)
Proceedings of the IEEE
, vol.92
, Issue.8
, pp. 1283-1305
-
-
Wang, F.1
-
32
-
-
10444288259
-
-
Technical Report 17, Software Quality Research Lab, McMaster University, Hamilton, ON, Canada
-
Zhang, H.: Formal Verification of Timed Transition Models, Technical Report 17, Software Quality Research Lab, McMaster University, Hamilton, ON, Canada 2003.
-
(2003)
Formal Verification of Timed Transition Models
-
-
Zhang, H.1
|