Fast CMOS binary front end for silicon strip detectors at LHC experiments

IEEE Transactions on Nuclear Science

Volumn 52, Issue 6, 2005, Pages 2713-2720

  Kaplon, J ^a   Dabrowski, W ^b  

^a CERN   (Switzerland)

^b AGH UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Poland)

Author keywords

Front end electronics; Low noise circuits; Noise modeling; Noise optimization

Indexed keywords

CMOS INTEGRATED CIRCUITS; ENERGY DISSIPATION; SILICON;

EQUIVALENT NOISE CHARGE (ENC); FRONT-END CIRCUITS; SILICON STRIP DETECTORS;

PARTICLE DETECTORS;

EID: 33144470922     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2005.862826     Document Type: Conference Paper

References (7)

1. W. Dabrowski et al., "Design and performance of the ABCD chip for the binary readout of silicon strip detectors in the ATLAS semiconductor tracker," IEEE Trans. Nucl. Sci., pt. 1, vol. 47, no. 6, pp. 1843-1850, Dec. 2000.
2. P. Jarron et al., "A transimpedance amplifier using a novel current mode feedback loop," Nucl. Instruments Meth. Phys. Res., vol. A 377, pp. 435-439, 1996.
3. G. M. Anelli, "Conception et caracterization de circuit integres resistants aux radiations pour les detecteurs de particules du Ihc en technologies cmos submicroniques profondes," Ph.D. thesis, Inst. Nat. Polytechn. de Grenoble (INPG), Grenoble, France, Nov. 12, 2000.
4. C. C. Enz et al., "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," Analog Integr. Circuits Signal Process., vol. 8, pp. 83-114, 1995.
5. A. van der Ziel, Noise in Solid State Devices and Circuits. New York: Wiley, 1986.
6. J.-S. Goo, "An accurate and efficient high frequency noise simulation technique for deep submicron MOSFETs," IEEE Trans. Electron Dev., vol. 47, no. 12, pp. 2410-2419, Dec. 2000.
7. Y. Tsividis, Operation and Modeling of the MOS Transistor, 2nd ed. New York: McGraw-Hill International Editions, 1999.