Complex upset mitigation applied to a re-configurable embedded processor

IEEE Transactions on Nuclear Science

Volumn 52, Issue 6, 2005, Pages 2468-2474

  Rezgui, Sana ^a   Swift, Gary ^b   Somervill, Kevin ^c   George, Jeffrey ^d   Carmichael, Carl ^a   Allen, Gregory ^b  

^a XILINX INC   (United States)

^b CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^c NASA LANGLEY RESEARCH CENTER   (United States)

^d AEROSPACE CORPORATION   (United States)

Author keywords

Embedded processors; Field programmable gate arrays (FPGAs); Radiation testing

Indexed keywords

EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; MICROPROCESSOR CHIPS; SPACECRAFT;

EMBEDDED PROCESSORS; IN-BEAM PERFORMANCE; SPACECRAFT DESIGNERS; TRIPLE MODULAR REDUNDANCY;

STATIC RANDOM ACCESS STORAGE;

EID: 33144464077     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2005.860743     Document Type: Conference Paper

References (9)

1. F. Lima, C. Carmichael, J. Fabula, R. Padovani, and R. Reis, "A fault injection analysis of virtex FPGA TMR design methodology," presented at the Radiation and Its Effects on Components and Systems, Sep. 2001.
2. F. Lima(de), S. Rezgui, E. F. Cota, M. Lubaszewski, and R. Velazco, "Designing and testing a radiation hardened 8051-like micro-controller," presented at the Military and Aerospace of Programmable Devices and Technologies Conf., Laurel, MD, Sep. 2000.
3. G. Swift et al., "Dynamic testing of xilinx virtex-II field programmable gate array's (FPGA's) Input Output Blocks (IOB's)," IEEE Trans. Nucl. Sci., vol. 51, no. 6, pp. 3469-3474, Dec. 2004.
4. C. Carmichael, B. Bridgford, and J. Moore, "Triple module redundancy scheme for static latch-based FPGAs," presented at the Military and Aerospace of Programmable Devices and Technologies Conf., Laurel, MD, Sep. 2004.
5. Triple Module Redundancy Design Techniques for Virtex FPGAs, Xilinx Appl. Note XAPP197, C. Carmichael. (2001, Nov.). [Online], Available: http://www.xilinx.com/bvdocs/appnotes/xapp197.pdf
6. MicroBlaze Processor Reference User Guide, Xilinx, Inc., Aug. 2004. Embedded Development Kit (EDK 6.3), UG081, Version 4.0.
7. FFT C Code, T. Roberts and M. Slaney. (1994, Dec.). [Online]. Available: http://www.jjj.de/fft/int_fft.c
8. TMR Tool User Guide, Xilinx, Inc., UG156, Version 6.2.3 (2004, Sep.). [Online]. Available: http://support.xilinx.com/products/milaero/ug156.pdf
9. Triple Module Redundancy Design Techniques for Virtex FPGAs, Nov. 2001. Xilinx Appl. Note 197.