Characterization of L3 behavior of SPECjAppServer2002 and TPC-C

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2005, Pages 12-20

  Nurvitadhi, Eriko ^a   Chalainanont, Nirut ^b   Lu, Shih Lien ^c  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b Oregon State University   (United States)

^c INTEL CORPORATION   (United States)

Author keywords

Application Server and OLTP; Emulator; L3 Characterization

Indexed keywords

APPLICATION SERVER AND OLTP; EMULATORS; L3 CHARACTERIZATION;

MIDDLEWARE; PROGRAM PROCESSORS;

SERVERS;

EID: 32844473616     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1088149.1088152     Document Type: Conference Paper

References (22)

1. N. Chalainanont et al., "Real-time L3 Cache Simulations Using the Programmable Hardware-Assisted Cache Emulator (PHA$E)," IEEE 6th Annual Workshop on Workload Characterization (WWC), 2003.
2. N. Chalainanont, E. Nurvitadhi, K. Chow, and S. L. Lu, "Characterization of L3 Cache Behavior of Java Application Server," Seventh Workshop on Computer Architecture Evaluation using Commercial Workloads, February 2004.
3. K. Chow, M. Bhat, A. Jha, and C. Cummingham. "Characterization of Java Application Server Workloads," IEEE 4th Annual Workshop on Workload Characterization (WWC), 2001.
4. K. Chow and G. Deisher, "SPECjAppServer2002 Performance Tuning", WebLogic Developer's Journal, September 2003.
5. K. Chow, R. Morin, and K. Shiv, "Enterprise Java Performance: Best Practices", Intel Technical journal, 2003.
6. D. E. Culler, J. P. Singh, and A. Gupta, "Parallel Computer Architecture: A Hardware/Software Approach," Morgan Kaufmann, 1999.
7. M. Dubois, J. Jeong, S. Jarhomi, M. Rouhanizadeh, and A. Nanda, "Evaluation of Shared Cache Architectures for TPCH," Fifth Workshop on Computer Architecture Evaluation using Commercial Workloads, February 2002.
8. ECperf Website, http://java.sun.com/j2ee/ecperf/index.jsp
9. S. J. Eggers and R. H. Katz, "Evaluating the Performance of Four Snooping Cache Coherency Protocols," International Symposium on Computer Architecture, pp. 2-15, 1988.
10. th International Conference on Modeling Techniques and Tools for Computer Performance Evaluation, Edinburgh U.K., September 1992, pp. 128-137.
11. K. Grimsrud, J. Archibald, M. Ripley, K. Flanagan, and B. Nelson, "BACH: A Hardware Monitor for Tracing Microprocessor-based Systems", Microprocessors and Microsystems, v.17, n.8, Elsevier Science, Amsterdam, October 1993, pp. 443-458.
12. Java 2 Platform, Enterprise Edition (J2EE), http://java.sun.com/j2ee/
13. M. Karlsson, K. E. Moore, E. Hagersten, and D. A. Wood. "Memory System Behavior of Java-Based Middleware." Ninth International Symposium on HPCA, 2003.
14. A. Lai, C. Fide, and B. Falsafi, "Dead-block Prediction and Dead-block Correlating Prefetchers," International Symposium on Computer Architecture, July 2001.
15. Y. Luo and L. John. "Workload Characterization of Multithreaded Java Servers." International Symposium of Performance Analysis of Systems and Software (ISPASS), 2001.
16. th International Conference on Architectural Support for Programming Languages and Operating Systems, Cambridge MA, November 2000, pp. 37-48.
17. th Annual International Symposium on Computer Architecture, 1984, pp. 348-354.
18. SPECjAppServer2002 Website, http://www.specbench.org/osg/jAppServer/
19. SPEC jbb2000 Website, http://www.specbench.org/jbb2000/
20. TPC-C Website, http://www.tpc.org/tpcc/
21. th Symposium on Computer Architecture and High Performance Computing, October 2002.
22. H. Yoon, G. Park, K. Lee, T. Han, S. Kim, and S. Yang, "Reconfigurable Address Collector and Flying Cache Simulator", Proceedings of High Performance Computing Asia '97, Seoul Korea, April 1997, pp 552-556.