Designing ADC by means of soft computing

Soft Computing with Industrial Applications - Proceedings of the Sixth Biannual World Automation Congress

Volumn , Issue , 2004, Pages 561-566

  Samie, M ^a   Farjah, E ^a   Shabaninia, F ^a  

^a SHIRAZ UNIVERSITY   (Iran)

Author keywords

Analog to Digital Converter; Fuzzy; Neural Network; POE Model and Voronoi; RBF; Soft Computing

Indexed keywords

FUZZY SETS; INTELLIGENT STRUCTURES; KNOWLEDGE BASED SYSTEMS; NEURAL NETWORKS; TOPOLOGY;

ANALOG TO DIGITAL CONVERTER; FUZZY; POE MODEL AND VORONOI; RBF; SOFT COMPUTING;

ANALOG TO DIGITAL CONVERSION;

EID: 32844461396     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. P. Bonissone, Y.-T. Chen, K. Goebel and P.S. Khedkar," Hybrid Soft Computing Systems: Industrial and Commercial Applications, Proceedings of the IEEE, 87(9), 1642-1667, (1999).
2. Takeshi Furuhashi,"Fusion of Fuzzy/Neuro/Evolutionary Computing for Knowledge Acquistion",Proceedings of the IEEE, Vol. 89, No 9, September 2001.
3. David W.Tank and John J.Hopfield,"Optimization Networks: An A/D Converter, Signal decision Circuit, and a linear programming Circuit",IEEE Transactions on Circuits and Systems, vol. CAS-33, No. 5, May 1986, pp. 533-541.
4. G. Avitabile, M. Forti, S. Manetti and M. Marini,"On a class of nonsymmetrical neural networks with appelication to ADC",IEEE Circuit and Systems, Vol. CAS-38, Feh 1991, pp. 202-209.
5. A. Rantala, S. Franssila, K. Kaski, J. Lampinen, M. Aberg and P. Kuivalanien," Kuivalainen,"Improved neuron MOS-Transistor structures for integrated neural network circuits", IEE Proc. Circuits Devices Syst., Vol. 148, No. 1, February 2001.
6. Dong-Chual Kang, Chang-il Kim, Han-Kil Park, Sang-Bock Cho, Jong-Hwa Lee,"Design of an 8-bit Neuron MOSFET A/D Converter using subranking method", IEEE 1999.
7. J. O. Tuazon, C. P. Reddy and B. Orenstein,"Digital Neural Network on a Xlink XC4000" IEEE 1997, 802-806.
8. N. K. Bose, Fellow, IEEE, and Amulya K. Garga, Member IEEE, "Neural Network Design using Voronoi Diagrams" IEEE Transactions on Neural Networks VoL 4, No. 5, September 1993.
9. Orenstein, B., "A K/N Gate Digital Neural Processor", MSEE Thesis, California State University, Fullerton, 1995.
10. J. P. Oliveira, N. Oki, "An Analog Implementation of Radial Basis Neural Networks (RBNN) using BiCMOS Technology", (P270_18Z64C.pdf).
11. J. S. R. Jang, "ANFIS: Adaptive-network-based-fuzzy-inference system", IEEE Trans. On systems Man, and cybernetics, 23, 665-685, (1993).
12. D. Mang, I. Aleksander, J. Cabestany, W. Gerstner, P. Marchal, E. Sanchez, A. Perez-Uribe," Structure Adaptable Digital Neural Network", Thesis N 2052, Universidad del Valle, Cali, 1999.
13. Bogdon M. wilamowski, Richard C. Jaeger and M. Okyay kaynak,"Neuro- Fuzzy Architecture for CMOS implementation",IEEE Transaction on Industrial Electronic, Vol. 46, No.6,December 1999.
14. H. Shichman and D. A. Hodges,"Modeling and simulation of insulated gate field-effect transistor switching circuits",IEEE J. Solid-State Circuits, Vol. SC-3, pp. 285-289, Sept. 1968.