System on programmable chip for real-time control implementations

Proceedings - 2002 IEEE International Conference on FieId-Programmable Technology, FPT 2002

Volumn , Issue , 2002, Pages 276-283

  Sancho Pradel, D L ^a   Jones, S R ^a   Goodall, R M ^a  

^a LOUGHBOROUGH UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GENERAL PURPOSE COMPUTERS; INTERFACES (COMPUTER); RECONFIGURABLE HARDWARE;

APPLICATION SPECIFIC PROCESSORS; COMMUNICATION INTERFACE; DIGITAL ELECTRONICS; EMBEDDED REAL TIME CONTROL; GENERAL PURPOSE PROCESSORS; INSTRUCTION SET; SOFTWARE LIBRARIES; SYSTEM ON PROGRAMMABLE CHIPS;

REAL TIME CONTROL;

EID: 32844456105     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2002.1188692     Document Type: Conference Paper

References (7)

1. Jaswa, V.C., C. E. Thomas and J. Pedicone, J. (1985). CPAC: Concurrent processor architecture for control. IEEE Transactions on computers, 34, pp. 163-169.
2. Spray, A. and S. Jones (1991). PACE: A regular array for implementing regularly and irregularly structured algorithms. IEE Proceedings-G, 138, pp. 613-619.
3. Jones, S., R. Goodall and M. Gooch (1998). Targeted processor architectures for high-performance controller implementation. Control Engineering Practice 6., pp. 867-878
4. Goodall, R. M. and B. Donaghue (1993). Very high sample rate digital filters using the δ operator. Proceedings IEE-G, Pt G, 140, pp. 199-206.
5. th IFAC workshop on Algorithms and Architectures for Real-Time Control, pp. 167-172.
6. Ogata, K (1997). Modern Control Engineering. Prentice-Hall, Inc. pp 13-33
7. Middleton, R.H and Goodwin G.C. (1990). Digital Control and Estimation. A unified approach. Prentice-Hall, Inc. pp 41-49