10 GHz low-noise low-power monolithic integrated VCOs in digital CMOS technology

IEICE Transactions on Electronics

Volumn E89-C, Issue 1, 2006, Pages 88-92

  Zheng, G U ^a   Thiede, Andreas ^b  

^a INFINEON TECHNOLOGIES AG   (Germany)

^b UNIVERSITY OF PADERBORN   (Germany)

Author keywords

Differential structure; Mos varactor; On chip inductor; Oscillator

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC INDUCTORS; OPTIMIZATION; SIGNAL RECEIVERS; SPURIOUS SIGNAL NOISE; VARACTORS;

DIFFERENTIAL STRUCTURE; MOS VARACTOR; ON-CHIP INDUCTOR;

VARIABLE FREQUENCY OSCILLATORS;

EID: 32244447461     PISSN: 09168524     EISSN: 17451353     Source Type: Journal    
DOI: 10.1093/ietele/e89-c.1.88     Document Type: Conference Paper

References (14)

1. W.D. Cock and M. Steyaert, "A CMOS 10 GHz voltage controlled LC-oscillator with integrated high-Q inductor," Proc. European Solid-State Circuits Conference, pp.498-501, Sept. 2001.
2. H.M. Wang, "A 9.8 GHz back-gate tuned VCO in 0.35 μm CMOS," International Solid-State Circuits Conference Digest of Technical Papers, pp.406-407, Feb. 1999.
3. C.R.C.D. Ranter and M.S.J. Steyaert, "A 0.25 μm CMOS 17 GHz VCO," Intel-national Solid-State Circuits Conference Digest of Technical Papers, pp.370-371, Feb. 2001.
4. A.H. Mostafa, M.N. El-Gamal, and A. Rafla, "A sub-1-V 4-GHz CMOS VCO and a 12.5-GHz oscillator for low-voltage and high-frequency applications," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol.48, no.10, pp.919-926, Oct. 2001.
5. D.B. Leeson, "A simple model of feedback oscillator noise spectrum," Proc. IEEE, vol.54, no.2, pp.329-330, Feb. 1966.
6. A. Hajimiri and T.H. Lee, "Design issues in CMOS differential LC oscillators," IEEE J. Solid-State Circuits, vol.34, no.5, pp.717-724, May 1999.
7. J.J. Rael and A.A. Abidi, "Physical processes of phase noise in differential LC-oscillators," Proc. IEEE Custom Integrated Circuits Conference, pp.569-572, May 2000.
8. S. Levantino, C. Samori, A. Bonfanti, S.L.J. Gierkink, A.L. Lacaita, and V. Boccuzzi, "Frequency dependence on bias current in 5-GHz CMOS VCOs: Impact on tuning range and flicker noise upconversion," IEEE J. Solid-State Circuits, vol.37, no.8, pp.1003-1011, Dec. 2001.
9. E. Hegazi, H. Sjoeland, and A.A. Abidi, "A filtering technique to lower LC oscillator phase noise," IEEE J. Solid-State Circuits, vol.36, no.12, pp.1921-1930, Aug. 2002.
10. M. Danesh. J.R. Long, R.A. Hadaway, and D.L. Harame, "A Q-factor enhancement technique for MMIC inductors," IEEE Radio Frequency Integrated Circuits Symposium, pp.217-220, June 1998.
11. C.P. Yue and S.S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF IC's," IEEE J. Solid-State Circuits, vol.33, no.5, pp.743-752, May 1998.
12. S. Ogura, P.J. Tsang, W.W. Walker, D.L. Critchlow, and J.F. Shepard, "Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor," IEEE J. Solid-State Circuits, vol.15, no.4, pp.424-432, Aug. 1980.
13. A.-S. Porret, T. Melly, C.C. Enz, and E.A. Vittoz, "Design of high-Q varactors for low-power wireless applications using a stand and CMOS process," IEEE J. Solid-State Circuits, vol.35, no.3, pp.337-345, March 2000.
14. M.J.G. Tiebout, "A differentially tuned 1.73-1.99GHz Quadrature CMOS VCO for DECT, DCS1800 and GSM900 with a phase noise over tuning range between -128 dBc/Hz and -137 dBc/Hz at 600 kHz offset," 26th European Solid-State Circuits Conference, pp.443-446, Stockholm, Sweden, Sept. 2000.