메뉴 건너뛰기




Volumn 3147, Issue , 2004, Pages 541-566

Modeling and formal verification of production automation systems

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; BINARY DECISION DIAGRAMS; COMPUTER AIDED SOFTWARE ENGINEERING; ENTERPRISE RESOURCE PLANNING; FORMAL VERIFICATION; INTERACTIVE COMPUTER SYSTEMS; REAL TIME SYSTEMS;

EID: 32044444020     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-27863-4_29     Document Type: Article
Times cited : (6)

References (30)
  • 3
    • 0041522585 scopus 로고    scopus 로고
    • Symbolic verification and analysis of discrete timed systems
    • Ruf, J., Kropf, T.: Symbolic verification and analysis of discrete timed systems. Journal on Formal Methods in System Design 23(1) (2003) 67-108
    • (2003) Journal on Formal Methods in System Design , vol.23 , Issue.1 , pp. 67-108
    • Ruf, J.1    Kropf, T.2
  • 4
    • 84969334919 scopus 로고
    • Quantitative temporal reasoning
    • Clarke, E.M., Kurshan, R.P., eds.: Computer Aided Verification, 2nd International Workshop. Springer
    • Emerson, E.A., Mok, A.K., Sistla, A.P., Srinivasan, J.: Quantitative temporal reasoning. In Clarke, E.M., Kurshan, R.P., eds.: Computer Aided Verification, 2nd International Workshop. Volume 531 of Lecture Notes in Computer Science., Springer (1991) 136-145
    • (1991) Lecture Notes in Computer Science , vol.531 , pp. 136-145
    • Emerson, E.A.1    Mok, A.K.2    Sistla, A.P.3    Srinivasan, J.4
  • 5
    • 22844454120 scopus 로고    scopus 로고
    • Modeling and checking networks of communicating real-time process
    • Pierre, L., Kropf, T., eds.: Correct Hardware Design and Verification Methods. Springer
    • Ruf, J., Kropf, T.: Modeling and checking networks of communicating real-time process. In Pierre, L., Kropf, T., eds.: Correct Hardware Design and Verification Methods. Volume 1703 of Lecture Notes in Computer Science., Springer (1999) 256-279
    • (1999) Lecture Notes in Computer Science , vol.1703 , pp. 256-279
    • Ruf, J.1    Kropf, T.2
  • 11
    • 57349130194 scopus 로고    scopus 로고
    • Structured english for model checking specification
    • Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen. 3. VDE Verlag
    • Flake, S., Müller, W., Ruf, J.: Structured english for model checking specification. In: Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen. 3. GI/ITG/GMM Workshop, VDE Verlag (2002) 99-108
    • (2002) GI/ITG/GMM Workshop , pp. 99-108
    • Flake, S.1    Müller, W.2    Ruf, J.3
  • 13
    • 33947268772 scopus 로고    scopus 로고
    • Correctness of efficient real-time model checking
    • Tools for System Design and Verification
    • Reif, W., Schellhorn, G., Vollmer, T., Ruf, J.: Correctness of efficient real-time model checking. Journal of Universal Computer Science, Special Issue on Tools for System Design and Verification 7(2) (2001) 194-209
    • (2001) Journal of Universal Computer Science , vol.7 , Issue.2 SPEC. ISSUE , pp. 194-209
    • Reif, W.1    Schellhorn, G.2    Vollmer, T.3    Ruf, J.4
  • 14
    • 0026913667 scopus 로고
    • Symbolic boolean manipulation with ordered binary-decision diagrams
    • Bryant, R.E.: Symbolic boolean manipulation with ordered binary-decision diagrams. ACM Computing Surveys 24(3) (1992) 293-318
    • (1992) ACM Computing Surveys , vol.24 , Issue.3 , pp. 293-318
    • Bryant, R.E.1
  • 20
    • 9644283889 scopus 로고
    • Real-time symbolic model checking for discrete time models
    • Rus, T., Rattray, C., eds.: Theories and Experiences for Real-Time System Development. World Scientific Publishing Corporation, Inc., River Edge, NJ, USA
    • Campos, S.V., Clarke, E.M.: Real-time symbolic model checking for discrete time models. In Rus, T., Rattray, C., eds.: Theories and Experiences for Real-Time System Development. Volume 2 of Amast Series In Computing. World Scientific Publishing Corporation, Inc., River Edge, NJ, USA (1994) 129-145
    • (1994) Amast Series in Computing , vol.2 , pp. 129-145
    • Campos, S.V.1    Clarke, E.M.2
  • 22
    • 33847702424 scopus 로고    scopus 로고
    • Bounded model checking
    • Zelkowitz, M., ed.: Highly Dependable Software. Academic Press
    • Biere, A., Cimatti, A., Clarke, E.M., Strichman, O., Zhu, Y.: Bounded model checking. In Zelkowitz, M., ed.: Highly Dependable Software. Volume 58 of Advances in Computers. Academic Press (2003)
    • (2003) Advances in Computers , vol.58
    • Biere, A.1    Cimatti, A.2    Clarke, E.M.3    Strichman, O.4    Zhu, Y.5
  • 24
    • 0008863524 scopus 로고    scopus 로고
    • VA Software Corporation, Open SystemC Initiative: Open SystemC Initiative. www.systemc.org (2004)
    • (2004) Open SystemC Initiative
  • 25
    • 22944463987 scopus 로고    scopus 로고
    • Optimized temporal logic compilation
    • Tools for System Design and Verification
    • Krebs, A., Ruf, J.: Optimized temporal logic compilation. Journal of Universal Computer Science, Special Issue on Tools for System Design and Verification 9(2) (2003) 120-137
    • (2003) Journal of Universal Computer Science , vol.9 , Issue.2 SPEC. ISSUE , pp. 120-137
    • Krebs, A.1    Ruf, J.2
  • 27
    • 84958037228 scopus 로고    scopus 로고
    • UPPAAL - A tool suite for automatic verification of real-time systems
    • Alur, R., Henzinger, T.A., Sontag, E.D., eds.: Springer
    • Bengtsson, J., Larsen, K.G., Larsson, F., Pettersson, P., Yi, W.: UPPAAL - a tool suite for automatic verification of real-time systems. In Alur, R., Henzinger, T.A., Sontag, E.D., eds.: Hybrid Systems III: Verification and Control, Springer (1996) 232-243
    • (1996) Hybrid Systems III: Verification and Control , pp. 232-243
    • Bengtsson, J.1    Larsen, K.G.2    Larsson, F.3    Pettersson, P.4    Yi, W.5
  • 29
    • 84947430102 scopus 로고    scopus 로고
    • The Verus tool: A quantitative approach to the formal verification of real-time systems
    • Grumberg, O., ed.: Computer Aided Verification, 9th International Conference. Springer
    • Campos, S.V.A., Clarke, E.M., Minea, M.: The Verus tool: A quantitative approach to the formal verification of real-time systems. In Grumberg, O., ed.: Computer Aided Verification, 9th International Conference. Volume 1254 of Lecture Notes in Computer Science., Springer (1997) 452-455
    • (1997) Lecture Notes in Computer Science , vol.1254 , pp. 452-455
    • Campos, S.V.A.1    Clarke, E.M.2    Minea, M.3
  • 30
    • 35048856793 scopus 로고    scopus 로고
    • Design, Automation and Test in Europe, DATE 2001
    • Nebel, W., Jerraya, A., eds.: Nebel, W., Jerraya, A., eds.: IEEE Press
    • Nebel, W., Jerraya, A., eds.: Design, Automation and Test in Europe, DATE 2001. In Nebel, W., Jerraya, A., eds.: Design, Automation and Test in Europe, DATE 2001, IEEE Press (2001)
    • (2001) Design, Automation and Test in Europe, DATE 2001


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.