![]() |
Volumn 55, Issue 3, 2006, Pages 254-267
|
Double-residue modular range reduction for floating-point hardware implementations
|
Author keywords
Elementary function evaluation; Floating point arithmetic; Range reduction
|
Indexed keywords
COMPUTATION THEORY;
COMPUTER ARCHITECTURE;
COMPUTER HARDWARE;
DIGITAL ARITHMETIC;
ESTIMATION;
ITERATIVE METHODS;
ELEMENTARY FUNCTION EVALUATION;
HARDWARE IMPLEMENTATIONS;
MODULAR RANGE REDUCTION ALGORITHM;
RANGE-REDUCTION;
ALGORITHMS;
|
EID: 32044440559
PISSN: 00189340
EISSN: None
Source Type: Journal
DOI: 10.1109/TC.2006.38 Document Type: Article |
Times cited : (7)
|
References (11)
|