System-wide performance monitors and their application to the optimization of coherent memory accesses

Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP

Volumn , Issue , 2005, Pages 247-254

  Collard, Jean Francois ^a   Jouppi, Norm ^a   Yehia, Sami ^b  

^a HEWLETT PACKARD LABORATORIES   (United States)

^b ARM LTD   (United Kingdom)

Author keywords

Coherence traffic; Performance monitors

Indexed keywords

COHERENCE PROTOCOL; COHERENCE TRAFFIC; PERFORMANCE MONITORS;

MULTIPROCESSING SYSTEMS; OPTIMIZATION; PERFORMANCE; PROGRAM COMPILERS; PROGRAM DEBUGGING;

DATA STORAGE EQUIPMENT;

EID: 31844432634     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1065944.1065977     Document Type: Conference Paper

References (16)

1. M. E. Acacio et al. Owner prediction for accelerating cache-to-cache transfer misses in a cc-NUMA architecture. In Proc. of Supercomputing SC02, pages 1-12, 2002.
2. Y. Choi, A. Knies, G. Vedaraman, and J. Williamson. Design and experience: Using the Intel Itanium2 processor performance monitoring unit to implement feedback optimizations. In EPIC2 Workshop, 2002.
3. M. D. Hill, J. R. Larus, S. K. Reinhardt, and D. A. Wood. Cooperative shared memory: Software and hardware for scalable multiprocessors. ACM Trans. on Comp. Sys., 11(4):300-318, Nov. 1993.
4. S. Kaxiras and C. Young. Coherence communication prediction in shared-memory multiprocessors. In Proc. 6th Int'l Symp on High-Performance Architecture, pages 156-167, 2000.
5. D. Kim et al. Physical experimentation with prefetching helper threads on Intel's hyper-threaded processors. In Proc. 2nd Symp. on Code Gen. and Optim (CGO), pages 27-38, Palo Alto, CA, Mar. 2004.
6. D. Koufaty and J. Torrellas. Compiler support for data forwarding in scalable shared-memory multiprocessors. In Intl. Conf. on Parallel Proc., 1999.
7. K. London et al. End-user tools for application performance analysis using hardware counters. In Intl. Conf. on Parallel and Distributed Computing Systems, Aug. 2001.
8. C. Luk et al. Ispike: A post-link optimizer for the Intel Itanium2 architecture. In Proc. 2nd Intl. Symp. on Code Generation and Optimization (CGO), pages 15-26, Palo Alto, CA, Mar. 2004.
9. M. M. K. Martin et al. Using destination-set prediction to improve the latency/bandwidth tradeoff in shared-memory multiprocessors. In Proc. 30th Intl. Symp. on Computer Arch. (ISCA), pages 206-217, 2003.
10. C. McCurdy and C. Fischer. User-controllable coherence for high performance shared memory multiprocessors. In Proc. of Symp. on Prin. and Practice of Parallel Prog. (PPoPP), pages 73-83, San Diego, June 2003.
11. A. Nagarajan, J. Marathe, and F. Mueller. Detailed cache coherence characterization for OpenMP benchmarks. In Proc. Intl. Conf. on Supercomputing (ICS), pages 287-297, Saint-Malo, France, June 2004.
12. L. Noordergraaf and R. Zak. SMP system interconnect instrumentation for performance analysis. In Proc. of Supercomputing, SC-2002, Baltimore, Maryland, Nov. 2002.
13. M. S. others. Owl: Next generation system monitoring. In Proc. of Computing Frontiers 2005, Ischia, Italy, May 2005.
14. M. E. Shaw. Superdome. Interex Enterprise Solutions. http://www.interex. org/pubcontent/enterprise/sep01/frame_usr.html, Sept. 2001.
15. T. Suh et al. Evaluating system-wide monitoring capsule design using Xilinx Virtex-II Pro FPGA. In Workshop on Arch. Res. using FPGA Platforms, in conj. with HPCA05, San Francisco, CA, Feb. 2005.
16. S. C. Woo et al. The SPLASH-2 programs: Characterization and methodological considerations. In Proc. 22nd Intl, Symp. on Computer Arch., pages 24-36, Santa Margherita Ligure, Italy, June 1995.