A digitally controlled constant envelope phase-shift modulator for low-power broad-band wireless applications

IEEE Transactions on Microwave Theory and Techniques

Volumn 54, Issue 1, 2006, Pages 96-104

  Yang, Xiuge ^a,b,c   Lin, Jenshan ^a,b,c  

^a IEEE   (United States)

^b J Crayton Pruitt Family Department of Biomedical Engineering   (United States)

^c UNIVERSITY OF FLORIDA   (United States)

Author keywords

Constant envelope; Low power; Phase modulation; Software configurable radio; Wireless

Indexed keywords

SENSOR NETWORKS; WIRELESS APPLICATIONS; WIRELESS BANDS;

COMPUTER SOFTWARE; DIGITAL CIRCUITS; DIGITAL STORAGE; ELECTRIC SWITCHES; NATURAL FREQUENCIES; PHASE MODULATION; PHASE SHIFT; WIRELESS TELECOMMUNICATION SYSTEMS;

MODULATORS;

EID: 31044454510     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2005.861669     Document Type: Conference Paper

References (27)

1. J. Proakis, Digital Communications, 4th ed. New York: McGraw-Hill, 2000.
2. K. Murota and K. Hirade, "GMSK modulation for digital mobile radio telephony," IEEE Trans. Commun., vol. COM-29, no. 7, pp. 1044-1050, Jul. 1981.
3. S. Pasupathy, "Minimum shift keying: A spectrally efficient modulation," IEEE Commun. Mag., vol. 17, no. 4, pp. 14-22, Jul. 1979.
4. X. Yang, C. Cao, J. Lin, K. O, and J. Brewer, "A 2.5 GHz constant envelope phase shift modulator for low-power wireless applications," in IEEE Radio Frequency Integrated Circuits Symp. Dig., Jun. 2005, pp. 667-670.
5. D. C. Cox, "Linear amplification with nonlinear components," IEEE Trans. Commun., vol. COM-22, no. 12, pp. 1942-1945, Dec. 1974.
6. E. H. Callaway, Jr., Wireless Sensor Networks: Architectures and Protocols. New York, NY: Auerbach, 2003.
7. R. Sorace, "Digital-to-RF conversion for a vector modulator," IEEE Trans. Commun., vol. 48, no. 4, pp. 540-542, Apr. 2000.
8. J. Wholey, "Vector modulator IC's for use in wireless communications," in Proc. RF Expo West, 1993, pp. 232-240.
9. M. Borremans, M. Steyaert, and T. Yoshitomi, "A 1.5 V, wide band 3 GHz, CMOS quadrature direct up-converter for multi-mode wireless communications," in Proc. IEEE Custom Integrated Circuits Conf., 1998, pp. 79-82.
10. T. P. Liu, E. Westerwick, N. Rohani, and R. H. Yan, "5 GHz CMOS radio transceiver front-end chipset," in Proc. Int. Solid-State. Circuits Conf. Tech. Dig, Feb. 2000, pp. 320-321.
11. B. Razavi, "A 900-MHz/1.8-GHz CMOS transmitter for dual-band applications," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 573-579, May 1999.
12. M. Chongcheawchamnan, K. S. Ang, D. Kpogla, S. Nam, S. Lucyszyn, and I. D. Robertson, "Low-cost millimeter-wave transmitter using software radio techniques," in IEEE MTT-S Int. Microwave Symp. Dig., Jun. 2000, pp. 1949-1952.
13. S. Rajagopal, S. Rixner, and J. R. Cavallaro, "A programmable base-band processor design for software defined radios," in Midwest Circuits Systems Symp., Aug. 2002, pp. III-413-III-416.
14. G. Vigil, D. C. Malocha, and M. A. Belkerdid, "Design of saw FIR filters for quadrature binary modulators," in Proc. IEEE Ultrasonics Symp., Dec. 1991, pp. 123-127.
15. P.-U. Su and J.-M. H. Hsu, "A quadrature modulator with enhanced harmonic rejection filter," in Proc. IEEE Asia-Pacific Conf., Aug. 2002, pp. 319-322.
16. J. A. Weldon, R. S. Narayanaswami, J. C. Rudell, L. Lin, M. Otsuka, S. Dedieu, L. Tee, K.-C. Tsai, C.-W. Lee, and P. R. Gray, "A 1.75-GHz highly integrated narrow-band CMOS transmitter with harmonic-rejection mixers," IEEE J. Solid-State Circuits, vol. 36, pp. 2003-2015, Dec. 2001.
17. X. Yang, J. Lin, K. K. O, and J. Brewer, "Design and analysis of a low-power constant envelope phase shift modulator," in Proc. IEEE Radio Wireless Conf., Sep. 2004, pp. 363-366.
18. K. Ware, H. Lee, and C. G. Sodini, "A 200-MHz CMOS phase-locked loop with dual phase detectors," IEEE J. Solid-State Circuits, vol. 24, pp. 1560-1568, Dec. 1989.
19. U. Singh and M. Green, "Dynamics of high-frequency CMOS dividers," in IEEE Int. Circuits Systems Symp., vol. 5, 2002, pp. V-421-V-424.
20. J. Savoj and B. Razavi, High-Speed CMOS Circuits for Optical Receivers. Norwell, MA: Kluwer, 2001.
21. D. Kehrer and H. Wohlmuth, "20-Gb/s 82 mW one-stage 4:1 multi-plexer in 0.13 μm CMOS," in Eur. Solid-State Circuits Conf., 2003, pp. 385-388.
22. D. Kehrer, "High speed wireless building blocks," presented at the IEEE Radio Frequency Integrated Circuits Symp. Workshop, 2004.
23. G. Gerosa, S. Gary, C. Dietz, P. Dac, K. Hoover, J. Sanchez, P. Ippolito, N. Tai, S. Litch, J. Eno, J. Golab, N. Vanderschaaf, and J. Kahle, "A 2.2 W, 80 MHz superscalar RISC microprocessor," IEEE J. Solid-State Circuits, vol. 29, pp. 1440-1454, Dec. 1994.
24. Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Networks (LR_WPAN's), IEEE Standard 802.15.4, 2003.
25. High-Speed Physical Layer in the 5 GHz Band, Table 90, IEEE Standard 802.11a, 1999.
26. W. Kong, C. Ye, and H. C. Lin, "A 2.4 GHz fully CMOS integrated RF transceiver for 802.11b wireless LAN application," in Proc. IEEE Radio Wireless Conf., Sep. 2004, pp. 475-478.
27. Y. Zhou and J. Yuan, "A 1 GHz CMOS current-folded direct digital RF quadrature modulator," in IEEE Radio Frequency Integrated Circuits Symp. Dig., Jun. 2005, pp. 25-28.