Efficient microprocessor design space exploration through statistical simulation

Proceedings - Simulation Symposium

Volumn 2003-January, Issue , 2003, Pages 233-240

  Eeckhout, L ^a   Stroobandt, D ^a   De Bosschere, K ^a  

^a GHENT UNIVERSITY   (Belgium)

Author keywords

Computational modeling; Computer architecture; Computer simulation; Delay; Design engineering; Energy consumption; Microprocessors; Power engineering computing; Space exploration; Space technology

Indexed keywords

COMPUTER AIDED ENGINEERING; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; ELECTRIC POWER UTILIZATION; ENERGY UTILIZATION; IMAGE SEGMENTATION; INTEGRATED CIRCUIT DESIGN; MICROPROCESSOR CHIPS; SPACE RESEARCH;

COMPUTATIONAL MODEL; DELAY; DESIGN ENGINEERING; POWER ENGINEERING COMPUTING; SPACE EXPLORATIONS; SPACE TECHNOLOGIES;

DESIGN;

EID: 3042722196     PISSN: 1080241X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIMSYM.2003.1192818     Document Type: Conference Paper

References (14)

1. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA-27), pages 83-94, June 2000.
2. R. Carl and J. E. Smith. Modeling superscalar processors via statistical simulation. In Workshop on Performance Analysis and its Impact on Design (PAID-98), held in conjunction with the 25th Annual International Symposium on Computer Architecture (ISCA-25), June 1998.
3. L. Eeckhout and K. De Bosschere. Early design phase power/performance modeling through statistical simulation. In Proceedings of the 2001 International IEEE Symposium on Performance Analysis of Systems and Software (ISPASS-2001), pages 10-17, Nov. 2001.
4. L. Eeckhout and K. De Bosschere. Hybrid analytical-statistical modeling for efficiently exploring architecture and workload design spaces. In Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques (PACT-2001), pages 25-34, Sept.2001.
5. S. Ghiasi and D. Grunwald. A comparison of two architectural power models. In Proceedings of the Power-Aware Computer Systems (PACS'00) held in conjunction with ASPLOS-IX, Nov. 2000.
6. R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits, 31(9):1277-1284, Sept. 1996.
7. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The microarchitecture of the Pentium 4 processor. Intel Technology Journal, Q1 2001.
8. C. Hsieh and M. Pedram. Micro-processor power estimation using profile-driven program synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17(11):1080-1089, Nov. 1998.
9. R. E. Kessler, E. J. McLellan, and D. A. Webb. The Alpha 21264 microprocessor architecture. In Proceedings of the 1998 International Conference on Computer Design (ICCD-98), pages 90-95, Oct. 1998.
10. V. Narayananan, D. LaPotin, R. Gupta, and G. Vijayan. PEPPER - a timing driven early floorplanner. In Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors (ICCD-1995), pages 230-235, Oct. 1995.
11. S. Nussbaum and J. E. Smith. Modeling superscalar processors via statistical simulation. In Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques (PACT-2001), pages 15-24, Sept. 2001.
12. M. Oskin, F. T. Chong, and M. Farrens. HLS: Combining statistical and symbolic simulation to guide microprocessor design. In Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA-27), pages 71-82, June 2000.
13. R. A. Sugumar and S. G. Abraham. Efficient simulation of caches under optimal replacement with applications to miss characterization. In Proceedings of the 1993 ACM Conference on Measurement and Modeling of Computer Systems (SIGMETRICS'93), pages 24-35, 1993.
14. R. Uhlig, D. Nagle, T. Mudge, S. Sechrest, and J. Emer. Instruction fetching: Coping with code bloat. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA-22), pages 345-356, June 1995.