Towards a higher level of abstraction in hardware/software co-simulation

Proceedings - International Conference on Distributed Computing Systems

Volumn 24, Issue , 2004, Pages 824-830

  AbdElSalam, H M ^a   Kobayashi, S ^a   Sakanushi, K ^a   Takeuchi, Y ^a   Imai, M ^a  

^a OSAKA UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; GRAPHICAL USER INTERFACES; MATHEMATICAL MODELS; OPTIMIZATION; SIMULATORS; SPECIFICATIONS;

BUS FUNCTIONAL MODEL (BFM); HARDWARE DESCRIPTION LANGUAGES (HDL); INSTRUCTION SET SIMULATOR (ISS); KERNEL FRAMEWORK MODEL (KFM);

REAL TIME SYSTEMS;

EID: 3042683142     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/icdcsw.2004.1284128     Document Type: Conference Paper

References (14)

1. J. Andrews, "Designers Turn to new methods for Hardware/Software Co-verification", EDN System Design Series, part II, Available: http://www.ednmag.com, pp. 8-9.
2. S. Leef, "A Methodology for Virtual Hardware/Software Integration", Mentor Graphics Technical papers, Available: http://www.mentor.com/seamless
3. SpecC. Available: http://www.specc.org/
4. SystemC. Available: http://www.systemc.org/
5. L. Séméria and A. Ghosh, "Methodology for Hardware/Software Co-verification in C/C++", In Proceedings of ASP-DAC, Yokohama, Japan, 2000, pp. 405-408.
6. D. Desmet, D. Verkest, and H. De Man, "Operating system based software generation for systems-on-chip", In Proceedings of DAC, Los Angeles, US, 2000, pp. 361-401.
7. S. Yoo, L. Bacivarov, A. Bouchhima, Y. Paviot, and A. Jerraya, "Building Fast and Accurate SW Simulation Models Based on Hardware Abstraction Layer and Simulation Environment Abstraction Layer", In Proceedings of DATE, Munich, Germany, 2003, pp. 550-555.
8. A. Gerstlauer, H. Yu, and D. Gajski, "RTOS Modeling for System Level Design", In Proceedings of DATE, Munich, Germany, 2003, pp. 130-135.
9. M. AbdElSalam, A. Salem, and G. Al y, "RTOS Modeling Using SystemC", In Proceedings of IWSOC, Banff, Canada, 2002, pp. 150-160.
10. M. AbdElSalam and A. Salem, "A SystemC Model for RTOS Kernel", In System Specification & Design Languages FDL'02, Kluwer Academic Publishers, 2003, pp. 255-265.
11. M. Itoh, S. Higaki, J. Sato, A. Shiomi, Y. Takeuchi, A. Kitajima, and M. Imai, "PEAS-III: An ASIP Design Environment", In IEEE ICCD, Texas, US, 2000, pp. 430-436.
12. Intel 8051 Instruction set & architecture Manual. Available: http://developer.intel.com
13. R. K. Shyamasundar and J. V. Aghav, "Validating Real-Time Constraints in Embedded Systems", In IEEE PRDC, Seoul, Korea 2001, pp. 347-355.
14. W. H. Wolf., "Hardware-Software Co-Design of Embedded Systems," In Proceedings of IEEE, 1994, Vol. 82, No. 7.