|
Volumn , Issue , 2004, Pages 149-154
|
Characterization & modeling of low electric field gate-induced-drain- leakage
|
Author keywords
[No Author keywords available]
|
Indexed keywords
APPROXIMATION THEORY;
CMOS INTEGRATED CIRCUITS;
COMPUTER SIMULATION;
ELECTRIC FIELDS;
ELECTRIC POTENTIAL;
ELECTRON TUNNELING;
MATHEMATICAL MODELS;
SEMICONDUCTOR JUNCTIONS;
DRAIN VOLTAGE;
GATE INDUCED DRAIN LEAKAGE (GIDL);
TRAP-ASSISTED TUNNELING;
LEAKAGE CURRENTS;
|
EID: 3042661896
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (18)
|
References (23)
|