A new approach to timing analysis using event propagation and temporal logic

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 2, Issue , 2004, Pages 1198-1203

  Mondal, Arijit ^a   Chakrabarti, Partha P ^a   Mandal, C R ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIGNALS; EVEN PROPAGATION; STATIC TIMING ANALYSIS (STA); TEMPORAL LOGIC; DYNAMIC BEHAVIORS; EVENT PROPAGATION; GATE-LEVEL CIRCUITS; REASONING METHODS; SYMBOLIC REPRESENTATION; TEMPORAL REASONING; TIMING PROPERTIES; TRANSITION TIME;

COMPUTER SIMULATION; GRAPH THEORY; LOGIC CIRCUITS; MATRIX ALGEBRA; SIGNAL THEORY; SWITCHING SYSTEMS; EXHIBITIONS; TEMPORAL LOGIC;

CIRCUIT THEORY; DESIGN;

EID: 3042653099     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269055     Document Type: Conference Paper

References (6)

1. R. I. Bahar, H. Cho, G. D. Hatchel, E. Macii, and F. Somensi. Timing analysis of combinational circuits using add's. IEEE European Conference on Design Automation, pages 625-629, 1994.
2. H. C. Chen and D. H. C. Du. Path sensitization in critical path problem. International Conference for Computer-Aided Design of VLSI Circuit, pages 208-211, 1991.
3. L. C. Chen, S. K. Gupta, and M. A. Breuer. A new gate delay model for simultaneous switching and its application. Proceedings of Design Automation Conference, pages 289-294, 2001.
4. E. M. Clarke, J. O. Grumberg, and A. P. Doron. Model Checking. The MIT Press, Cambridge, Massachusetts, London, England, 2001.
5. H. Yalcin and J. P. Hayes. Hierarchical timing analysis using conditional delays. ICCAD, Digest of Technical Papers, San Jose, California, pages 371-377, 1995.
6. H. Yalcin and J. P. Hayes. Event propagation condition in circuit delay computation. ACM Transactions on Design Automation of Electronic Systems, 2(3):249-280, July 1997.